View SDA9400_137059.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PRELIMINARY DATA SHEET
SDA 9400 SCARABAEUS
Scan Rate Converter using Embedded DRAM Technology Units
Edition Feb. 28, 2001 6251-551-1PD
Document Change Note
DS1 Date Section/ Page Changes compared to previous issue Department
12.01.99 05.05.99 page 86
Changes to the previous issue Version 03, Edition 05/98 are marked with a change bar ESD CDM model added, -1.5 kV, ..., 1,5 kV
HL IV CE IV CE
26.04.00
all
Preliminary Data Sheet Version 01, Edition 04/00 CNP HN PD update new logo, removal of change bars
1)... DS = Document state, compares to block 4 of document number
Micronas
2
Preliminary Data Sheet
SDA 9400
1 2 3 4 5
General description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Block diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 11 11 15 18
6 System description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6.1 Input sync controller (ISC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6.2 Input format conversion (IFC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6.3 Low data rate processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 6.3.6 6.3.7
Vertical compression . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 Horizontal compression . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19 Multipicture display. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20 Noise reduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23 Noise measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27 Motion detection for scan rate conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29 Global motion, movie mode and phase detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
6.4 6.5
6.5.1 6.5.2 6.5.3 6.5.4 6.5.5
Clock concept . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Output sync controller (OSC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
HOUT generator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42 VOUT generator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .44 Operation mode generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46 Principles of scan rate conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55 Window generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57
6.6 6.7 6.8
6.8.1 6.8.2 6.8.3 6.8.4
Output format conversion (OFC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59 High data rate processing (HDR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 IC bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
IC bus slave address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .64 IC bus format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .64 IC bus commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .66 Detailed description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .69
7 8 9
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86 Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87 Characteristics (Assuming Recommended Operating Conditions) . . . . . . . . . . 89
10 Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90 11 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 11.1 IC-bus timing START/STOP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 11.2 IC-bus timing DATA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 3 Preliminary Data Sheet
Micronas
SDA 9400
11.3 11.4
Timing diagram clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92 Clock circuit diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
12 Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
Micronas
4
Preliminary Data Sheet
SDA 9400
1
General description
The SDA 9400 is a new component of the Micronas MEGAVISION(R) IC set in a 0.35 m embedded DRAM technology (frame memory embedded). The SDA 9400 is pin compatible to the SDA 9401 (field memory embedded). The SDA 9400 comprises all main functionalities of a digital featurebox in one monolithic IC. The scan rate conversion to 100/120 Hz interlaced (50/60 Hz progressive) is based on a motion adaptive algorithm. The scan rate converted picture can be vertically expanded. The SDA 9400 has a freerunning mode, therefore features like scan rate conversion to e.g. 70, 75 Hz with joint lines or multiple picture display (e.g. tuner scan) are possible. Due to the frame based signal processing, the noise reduction has been greatly improved. Furthermore separate motion detectors for luminance and chrominance have been implemented. For automatic controlling of the noise reduction parameters a noise measurement algorithm is included, which measures the noise level in the picture or in the blanking period. In addition a spatial noise reduction is implemented, which reduces the noise even in the case of motion. The input signal can be compressed horizontally and vertically with a certain number of factors. Therefore split screen is supported. Beside these additional functions like coloured background, windowing and flashing are implemented.
2 * * * * *
Features
Two input data formats - 4:2:2 luminance and chrominance parallel (2 x 8 wires) - ITU-R 656 data format (8 wires) Two different representations of input chrominance data - 2`s complement code - Positive dual code Flexible input sync controller Flexible compression of the input signal - Digital vertical compression of the input signal (1.0, 1.25, 1.5, 1.75, 2.0, 3.0, 4.0) - Digital horizontal compression of the input signal (1.0, 2.0, 4.0) Noise reduction - Motion adaptive spatial and temporal noise reduction (3D-NR) - Temporal noise reduction for luminance frame based or field based - Temporal noise reduction for chrominance field based - Separate motion detectors for luminance and chrominance - Flexible programming of the temporal noise reduction parameters - Automatic measurement of the noise level (5 bit value, readable by IC bus) 3-D motion detection - High performance motion detector for scan rate conversion - Global motion detection flag (readable by IC bus) - Movie mode and phase detector (readable by IC bus) 5 Preliminary Data Sheet
*
Micronas
SDA 9400
* * * *
TV mode detection by counting line numbers (PAL, NTSC, readable by IC bus) Embedded memory - 5 Mbit embedded DRAM core for field memories - 192 kbit embedded DRAM core for line memories Flexible clock and synchronization concept - Decoupling of the input and output clock system possible Scan rate conversion - Motion adaptive 100/120 Hz interlaced scan conversion - Motion adaptive 50/60 Hz progressive scan conversion - Simple static interlaced and progressive conversion modes for 100/120 Hz interlaced or 50/60 Hz progressive scan conversion: e.g. ABAB, AABB, AA*B*B, AAAA, BBBB, AB, AA* - Simple progressive scan conversion with joint lines: 50 Hz -> 60, 70, 75 Hz progressive 60 Hz -> 70, 75 Hz progressive - Large area and line flicker reduction Flexible digital vertical expansion of the output signal (1.0, ... [1/32] ... , 2.0) Flexible output sync controller - Flexible positioning of the output signal - Flexible programming of the output sync raster - External synchronization by backend IC possible (e.g. split screen for one TV channel with joint lines and one PC VGA channel) Signal manipulations - Insertion of coloured background - Vertical and/or horizontal windowing with four different speed factors - Flash generation (for supervising applications, motion flag readable by IC bus) - Still frame or field - Support of split screen applications - Multiple picture display - Tuner scan (4 and 16 times for 4:3, 12 times for 16:9 tubes) - Support of multi picture display with PIP or front-end processor with integrated scaler (e.g. 9 times display of PIP pictures, picture tracking, random pictures, still-in-moving picture, moving-in-still picture) IC-bus control (400 kHz) P-MQFP-64 package 3.3 V 5% supply voltage
* *
*
* * *
Micronas
6
Preliminary Data Sheet
SDA 9400
3
Block diagram
HIN VIN SYNCEN
ISC Input sync controller
MC Memory Controller
OSC Output sync controller
VOUT/VEXT HOUT/HEXT HREF INTERLACED
YIN UVIN RESET
IFC Input format conversion
LDR Vertical, Horizontal decimation Noise reduction and measurement Motion detector Movie mode and phase detection
ED eDRAM Interfaces Data buffer Voltage control Test controller PLL1 Clock doubling PLL2 Clock doubling Vertical interpolation HDR Scan rate conversion OFC output format conversion
YOUT UVOUT CLKOUT bd9400s
IC IC Bus Interface
LM Line memory
LM Line memory
SDA
SCL
CLK1
X1/CLK2
X2
The SDA 9400 contains the blocks, which will be briefly described below: ISC - Flexible input sync controller IFC - Input format conversion LDR - Low data rate processing (noise reduction and measurement, vertical compression, horizontal compression, motion detector for scan rate conversion, movie mode and phase detector) MC - Memory controller OSC - Flexible output sync controller OFC - Output format conversion HDR - High data rate processing (scan rate conversion, vertical expansion) IC - IC bus interface PLL1/2 - PLL for frequency doubling LM - Line memory core ED - eDRAM core
Micronas
7
Preliminary Data Sheet
SDA 9400
4
Pin configuration
YOUT5 VSS1 YOUT4 YOUT3 YOUT2 YOUT1 YOUT0 VSS1 VDD1 UVOUT7 UVOUT6 UVOUT5 UVOUT4 UVOUT3 UVOUT2 UVOUT1
164 63 62 61 60 59 58 57 56 55 54 53 52 51 50 4948 2 47 3 46 4 45 5 44 6 43 7 42 8 41 9 40 10 39 11 38 12 37 13 36 14 35 15 34 16 33
YOUT6 YOUT7 HREF VOUT/VEXT HOUT/HEXT VDD2 VSS2 VDD2 VDD1 VSS1 CLK1 VDD2 VSS2 VDD2 YIN7 YIN6
SDA 9400
YIN5 YIN4 YIN3 YIN2 YIN1 YIN0 VSS1 VDD1 UVIN7 UVIN6 UVIN5 UVIN4 VSS2 VDD2 UVIN3 UVIN2 pin49400
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
Micronas
UVOUT0 INTERLACED TEST SCL SDA VIN HIN VSS1 VDD1 CLKOUT X2 X1/CLK2 SYNCEN RESET UVIN0 UVIN1 8
Preliminary Data Sheet
SDA 9400
5
Pin description
Pin No.
2,8,24,42,55 9,25,41,56 36,52,58 35,51,53,57, 59 43,..,50
Name
VSS1 VDD1 VSS2 VDD2 YIN0...7
Type
S S S S I/TTL I/TTL PD I/TTL
Description
Supply voltage ( VSS = 0 V ) Supply voltage ( VDD = 3.3 V ) Supply voltage ( VSS = 0 V ) Supply voltage ( VDD = 3.3 V ) Data input Y (see input data format) Data input UV (for 4:2:2 parallel, see input data format) (for CCIR 656, see input data format) System reset. The RESET input is low active. In order to ensure correct operation a "Power On Reset" must be performed. The RESET pulse must have a minimum duration of two clock periods of the system clock CLK1. H-Sync input (only for full CCIR 656) V-Sync input (only for full CCIR 656) Synchronization enable input I2C-Bus data line (5V ability) I2C-Bus clock line (5V ability) System clock 1 Data output UV (see output data format) Data output Y (see output data format) Horizontal active video output EXSYN=0 (IC-bus parameter): V-Sync output EXSYN=1: External V-Sync input for output part EXSYN=0 (IC-bus parameter): H-Sync output EXSYN=1: External H-Sync input for output part Interlace signal for AC coupled vertical deflection Crystal connection / System clock 2 Clock output (depends on IC parameters CLK11EN, CLK21EN, FREQR, see also Clock concept on Page 37) Test input, connect to VSS for normal operation
31,..,34;37,..., UVIN0...7 40 30 RESET
23 22 29 21 20 54 17,..,10 62 61 60 18 28 27 26 19
HIN VIN SYNCEN SDA SCL CLK1 UVOUT0...7 HREF VOUT/ VEXT HOUT/ HEXT X1 / CLK2 X2 CLKOUT TEST
I/TTL PD I/TTL PD I/TTL I/O I I/TTL O/TTL O/TTL O/TTL I/O/ TTL I/O/ TTL
7,..,3;1;64;63 YOUT0...7
INTERLACED O/TTL I/TTL O/TTL I/TTL
O/ANA Crystal connection
Micronas
9
Preliminary Data Sheet
SDA 9400
S: supply, ANA: analog
I: input,
O: output,
TTL: digital (TTL)
PD: pull down
Micronas
10
Preliminary Data Sheet
SDA 9400
6
6.1
System description
Input sync controller (ISC)
Input signals
Signals Pin number Description
HIN
23
VIN
22
SYNCEN
29
horizontal synchronization signal (polarity programmable, IC bus parameter 01h HINPOL, default: high active) vertical synchronization signal (polarity programmable, IC bus parameter 01h VINPOL, default: high active) enable signal for HIN and VIN signal, low active (see also Input format conversion (IFC) on page 15)
The input sync controller derives framing signals from the H- and V-Sync for the input data processing. The framing signals depend on different parameters and mark the active picture area. Input parameter
HIN pixels per line VIN lines per field
(VERPOS*2) (ALPFIP*2) (VERWIDTH*2) NALIP+PD
(HORPOS* (HORWIDTH*32)* 32)*CLK1 CLK1
PD - Processing Delay (NAPIPDL*4 + NAPIPPH + PD)* CLK1 (APPLIP*32)*CLK1
The distance between the incoming H-syncs in system clocks of clk1 must be even.
Micronas
11
inpar01
Preliminary Data Sheet
SDA 9400
Input write parameter
Parameter [Default value] Subaddress Description
NALIP [20] ALPFIP [144] NAPLIP NAPIPDL [0] NAPIPPH [0] APPLIP [45] PIMODE 1: on 0: off [0] VERPOS [0] VERWIDTH [0] HORPOS [0] HORWIDTH [0]
02h 03h 00h, 04h
Not Active Line InPut defines the number of lines from the V-Sync to the first active line of the field Active Lines Per Field InPut defines the number of active lines Not Active Pixels Per Line InPut defines the number of pixels from the H-Sync to the first active pixel of the line. The number of pixels is a combination of NAPIPDL and NAPIPPH. Active Pixels Per Line InPut defines the number of active pixels Picture Insert MODE allows the insertion of an arbitrary picture with the horizontal and vertical width defined by VERWIDTH and HORWIDTH at the position defined by VERPOS and HORPOS VERtical POSition defines the number of lines from the first active line to the first active line of an inserted picture VERtical WIDTH defines the number of lines (vertical width) of an inserted picture HORizontal POSition defines the number of pixels from the first active pixel to the first active pixel of an inserted picture HORizontal WIDTH defines the number of pixels (horizontal width) of an inserted picture
05h 00h
08h
07h 0Ah
09h
Inside of the SDA 9400 a field detection block is necessary for the detection of an odd (A) or even (B) field. Therefore the incoming H-Sync H1 (delayed HIN signal, delay depends on NAPIPDL and NAPIPPH) is doubled (H2 signal). Depending on the phase position of the rising edge of the VIN signal an A (rising edge between H1 and H2) or B (rising edge between H2 and H1) field is detected. For proper operation of the field detection block, the VIN must be delayed depending on the delay of the HIN signal (H1). The figure below explains the field detection process and the functionality of the VINDEL parameter (inside the SDA 9400 the delayed VIN signal is called Vd and the detected field signal is called Ffd).
Micronas
12
Preliminary Data Sheet
SDA 9400
Field detection and VIN delay
CLK1 H1 H2 VIN Vd Ffd
x
(VINDEL * 128 + 1) * Tclk1
Field 1(A)
VIN Vd Ffd
x
(VINDEL * 128 + 1) * Tclk1
Field 2(B)
Input write parameter
Parameter [Default value] Subaddress Description
VINDEL [0] FIEINV 1: Field A=1 0: Field A=0 [0] VCRMODE 1: on 0: off [1]
01h 00h
Delay of the incoming V-Sync VIN (must be adjusted depending on the delay of the HIN signal) Inversion of the internal field polarity
00h
In case of non standard interlaced signals (VCR, PlayStations) a filtering of the internal field signal has to be done (should also be used for normal TV signals)
In case of non-standard signals the field order is indeterminate (e.g. AAA... , BBB... , AAABAAAB..., etc.). Therefore a special filtering algorithm is implemented, which can be switched on by the parameter VCRMODE. It is recommended to set the parameter VCRMODE=1. In other case (VCRMODE=0) an additional internal signal VTSEQ is generated. This signal goes high (VTSEQ=1), if at least the last two fields were identical. Due to the fixed storage places of the fields in the internal memory block, this information is necessary for the scan rate conversion processing (see also Output sync controller (OSC) on page 40, it is recommended in case of VCRMODE=0 to choose an adaptive operation mode). The OPDEL parameter is used to adjust the outgoing V-Sync VOUT in relation to the incoming delayed V-Sync VIN. In case of 50 Hz to 100 Hz interlaced scan rate conversion the OPDEL parameter should be greater than half the number of lines of a field plus the internal processing delay (8 lines).
Micronas
13
Preliminary Data Sheet
fielddet
SDA 9400
Input write parameter
Parameter [Default value] Subaddress Description
OPDEL [170]
06h
Delay (in number of lines) of the internal V-Sync (delayed VIN) to the outgoing V-Sync (VOUT)
The internal line counter is used to determine the information about the standard of the incoming signal. Input read parameter
Parameter Subaddress Description
TVMODE
33h
TV standard of the incoming signal: 1: NTSC 0: PAL
The figure below shows applications of the picture insert mode. For this feature an additional PIP circuit (e.g. SDA 9388, SDA 9488/89) is necessary. Together with the PIP IV circuit (SDA 9488/89) also split screen applications like double window are possible. In the picture insert mode motion adaptive scan rate conversion modes (e.g. Soft Mix I) are not supported (see also Operation mode generator on page 46). The compression of the inserted picture has also be done by the external PIP or front-end processor. Picture insert mode: application examples picture tracking, random pictures
Micronas
14
Preliminary Data Sheet
track01
SDA 9400
6.2
Input format conversion (IFC)
Input signals
Signals Pin number Description
YIN0...7 UVIN0...7
43, 44, 45, 46, 47, 48, 49, 50 31, 32, 33, 34, 37, 38, 39, 40
luminance input chrominance input
The SDA 9400 accepts at the input side the sample frequency relations of Y : (B-Y) : (R-Y): 4:2:2 and CCIR 656. In case of CCIR 656 three modes are supported (FORMAT=11 means full CCIR 656 support, including H-, V-Sync and Field signal, FORMAT=01 means only data processing, H- and VSync have to be added separately according PAL/NTSC norm, FORMAT=10 means only data processing, H- and V-sync have to be added separately according CCIR656-PAL/NTSC norm). The representation of the samples of the chrominance signal is programmable as positive dual code (unsigned, parameter TWOIN=0) or two's complement code (TWOIN=1, see also IC bus format on page 64, IC bus parameter 00h). Inside the SDA 9400 all algorithms assume positive dual code. Input data formats Data Pin YIN7 YIN6 YIN5 YIN4 YIN3 YIN2 YIN1 YIN0 UVIN7 UVIN6 UVIN5 UVIN4 UVIN3 UVIN2 UVIN1 UVIN0 CCIR 656 FORMAT = 1X FORMAT = 01 U07 U06 U05 U04 U03 U02 U01 U00 Y07 Y06 Y05 Y04 Y03 Y02 Y01 Y00 V07 V06 V05 V04 V03 V02 V01 V00 Y17 Y16 Y15 Y14 Y13 Y12 Y11 Y10 Y07 Y06 Y05 Y04 Y03 Y02 Y01 Y00 U07 U06 U05 U04 U03 U02 U01 U00 Y17 Y16 Y15 Y14 Y13 Y12 Y11 Y10 V07 V06 V05 V04 V03 V02 V01 V00 4:2:2 Parallel FORMAT = 00
Xab: X: signal component a: sample number b: bit number
Micronas
15
Preliminary Data Sheet
SDA 9400
Input sync formats
FORMAT HIN VIN YIN UVIN
00 01 (CCIR 656 only data) 10 11 (full CCIR 656)
PAL/NTSC PAL/NTSC CCIR 656 x
PAL/NTSC PAL/NTSC CCIR 656 x
4:2:2 CCIR 656 CCIR 656 CCIR 656
4:2:2 x x x
The amplitude resolution for each input signal component is 8 bit, the maximum clock frequency is 27 MHz. Consequently the SDA 9400 is dedicated for application in high quality digital video systems. The figure below shows the generation of the internal H- and V-syncs in case of full CCIR 656 mode. The H656 sync is generated after the EAV. The V656 and F656 signals change synchronously with the EAV timing reference code. Explanation of 656 format
CLK1 (27 MHz) CCIR 656 interface YIN
EAV SAV u0 y0 v0 y1 u2 y3 EAV
288 Tclk1(PAL) 276 Tclk1(NTSC) 1728 Tclk1(PAL) 1716 Tclk1(NTSC)
CLK1 (27 MHz) YIN H656 V656 (e.g.) F656 (e.g.)
EAV 11111111 00000000 00000000 1FV1P3P2P1P0 x EAV x x SAV x x EAV x
F = 0 during field 1(A) F = 1 during field 2(B)
MSB
LSB
SAV 11111111 00000000 00000000 1FV0P3P2P1P0
V = 0 elsewhere V = 1 during field blanking
The figure below explains the functionality of the SYNCEN signal. The SDA 9400 needs the SYNCEN (synchronization enable) signal, which is used to gate the YIN, UVIN as well as the HIN and the VIN signal. This is implemented for front-ends which are working with 13.5 MHz and a large
Micronas
16
Preliminary Data Sheet
SDA 9400
output delay time for YIN, UVIN, HIN and VIN (e.g. Micronas VPC32XX, output delay: 35 ns). For this application the half system clock CLK1 (13.5 MHz) from the front-end should be provided at this pin. In case the front-end is working at 27.0 MHz with sync signals having delay times smaller than 25 ns, this input can be set to low level (SYNCEN=VSS) (e.g. Micronas SDA 9206, output delay: 25 ns). Thus the signals YIN, UVIN, HIN and VIN are sampled with the CLK1 system clock when the SYNCEN input is low. SYNCEN signal
CLK1 SYNCEN YIN UVIN YINen UVINen HIN/VIN HINen/VINen
x x y0 u0 y1 v0 y2 u2 y3 v2
x x
y0 u0
y1 v0
y2 u2
y3 v2
syncen
The figure below shows the input timing and the functionality of the NAPIPDL and NAPIPPH parameter in case of CCIR 656 and 4:2:2 parallel data input format for one example. The signals HINint, YINint and UVint are the internal available sampled input signals. Input timing
CLK1 HIN HINint CCIR 656 interface YIN
xxx u0 y0 u0 y0 u0 v0 y1 v0 y1 v0 u2 y2 u2 y2 u2 v2 y3 v2 y3 v2 u4 y4 u4
(NAPIPDL* 4 + NAPIPPH + 7) * Tclk1 =(0 * 4 + 2 + 7) * Tclk1 = 9 Tclk1 (e.g.) YINint UVINint 4:2:2 interface YIN UVIN YINint UVINint
xxx xxx y0 u0
(NAPIPDL* 4 + NAPIPPH + 7) * Tclk1 =(0 * 4 + 3 + 7) * Tclk1 = 10 Tclk1 (e.g.)
y1 v0 y0 u0
y2 u2 y1 v0
y3 v2 y3 u2
y4 u4 y4 v2
ifc01
Micronas
17
Preliminary Data Sheet
SDA 9400
6.3
Low data rate processing
The next figure shows the block diagram of the low data rate processing block. The input signal can be vertically and horizontally compressed by a limited number of factors. In case of multipicture mode the internal Multipicture controller will use both compression blocks to control the different modes. Furthermore the input signal can be processed by different noise reduction algorithms to reduce the noise in the signal. A motion detector calculates motion values for a motion adaptive scan rate conversion processing. The movie mode and phase detector determines the information, whether the input signal is a camera scene or movie scene. The global motion detector derives a one bit signal, which indicates that the input signal is a still picture or a moving picture. The noise measurement block determines the noise level of the input signal. Block diagram of low data rate processing
NMLINE, NMALG NOISEME MULTIPIC, PICPOS, YBORDER, UBORDER, VBORDER GMOTION, MOVMO, MOVPH
Noise measurement
Multipicture controller
Global motion and movie mode and phase detection Spatial noise reduction
Motion detector for scan rate conversion
Motion value to Memory bdldr01 Y from Memory Y to Memory UV to Memory UV from Memory
YIN UVIN
Line memories
Vertical compression
Horizontal compression
Temporal noise reduction
VDECON, VCSNRON
HDECON, HCSNRON
SNRON
NRON
The different blocks and the corresponding parameters will be described now in more detail.
6.3.1
Vertical compression
The vertical compression compresses the incoming signal vertically by a constant factor given by the parameter VDECON. For the Y and UV signal different filter characteristics are used. The vertical compression can be switched off. For the multipicture modes the factors VDECON 2, 3 and 4 are necessary. Different filter characteristics are used for the factors 3 and 4. High quality vertical compression for double window applications is possible, because the filter characteristic is optimized for the factor 1.5. The table below shows the relation between the parameter VDECON and the compression factor.
Input write parameter: VDECON
VDECON (1Ch)
0 1 2 3 4 5 6 7
Vertical compression off Factor 1.25 Factor 1.5 Factor 1.75 Factor 2.0 Factor 3.0 Factor 4.0 not defined
Micronas
18
Preliminary Data Sheet
SDA 9400
Inside the SDA 9400 the number of active lines per field depends on the chosen vertical compression factor VDECON (see also Output sync controller (OSC) on page 40).
6.3.2
Horizontal compression
The horizontal compression compresses the incoming signal horizontally by a constant factor. For the Y and UV signal the same filter characteristics are used. The horizontal compression can be switched off. The table below shows the relation between the parameter HDECON and the compression factor.
Input write parameter: HDECON
HDECON (1Ch)
00 01 10 11
no horizontal compression factor 2 factor 4 not defined
The APPLIP (Active Pixels Per Line Input, see also Input sync controller (ISC) on page 11) value defines the length of an active line. Inside the SDA 9400 the number of active pixels per line is APPL (Active Pixels Per Line) and its value depends on the chosen horizontal compression factor HDECON. The table below explains the connection between APPL and APPLIP (see also Output sync controller (OSC) on page 40). Connection between APPL and APPLIP
Mode APPL
no horizontal compression (HDECON = '00') horizontal compression, Factor 2 (HDECON = '01') horizontal compression, Factor 4 (HDECON = '10') MULTIPIC > '0' (dominant, see also Multipicture
APPLIP (APPLIP + 1) / 2 (APPLIP + 3) / 4 45
display on page 20)
Micronas
19
Preliminary Data Sheet
SDA 9400
6.3.3 Multipicture display
The figures below show the different "multi picture modes" as they are represented on the display. Fourfold multi picture
PICPOS =0 PICPOS =1
PICPOS =2
PICPOS =3
Twelvefold multi picture
PICPOS=0 PICPOS=1 PICPOS=2 PICPOS=3
PICPOS=4
PICPOS=5
PICPOS=6
PICPOS=7
PICPOS=8
PICPOS=9
PICPOS=10
PICPOS=11
Sixteenfold multi picture
P I C PO S = 0 PI C P OS = 1 PI C P O S= 2 PI C P OS = 3
P I C PO S = 4
PI C P OS = 5
PI C P O S= 6
PI C P OS = 7
P I C PO S = 8
PI C P OS = 9
PI C PO S = 10
PI C P OS = 11
P I C PO S = 12
PI C P OS = 13
PI C PO S = 14
PI C P OS = 15
Micronas
20
Preliminary Data Sheet
SDA 9400
The three different "multi picture modes" can be selected by the parameter MULTIPIC. MULTIPIC=0 defines normal operation without compression. The table below explains the performed compressions depending on the "multi picture mode" and the corresponding aspect ratio of the display.
Input write parameter: MULTIPIC
MULTIPIC (1Bh) Horizontal compression Vertical compression Aspect ratio of the display
00 (Multi Picture Off) 01 (fourfold) 10 (twelvefold) 11 (sixteenfold) 2:1 4:1 4:1
normal operation, no compression
2:1 4:3 16 : 9 4:3
3:1 4:1
To get a "multi picture display" the following executions must be performed: Entering a "multi picture mode" is defined by transmitting a value MULTIPIC>0. This value of MULTIPIC must not be equal to the previous value of MULTIPIC. During the following two fields the memory will be completely filled with a constant colour defined by the parameters YBORDER, UBORDER, VBORDER. This colour is identical to the background and the borders of the multi picture display. The same procedure is performed when the "multi picture mode" changes from a value MULTIPIC>0 to another value MULTIPIC>0. Beginning with the following field the compressed input picture is written at the position PICPOS addressed via IC-bus. The user has to address all possible positions PICPOS one after the other to build a complete multi picture display. In sequence, the background colour is replaced by the small pictures. The not overwritten areas of the background colour form the borders of the multi picture display. The pictures can be taken from the same source ('Shots of a Sequence') or from different sources ('Tuner Scanning'). The actual addressed picture is moving until "Freeze mode" is activated. Before entering "multi picture mode" the "H-and-V-freerunning mode" (see also Output sync controller (OSC) on page 40) should be activated via the IC bus bits HOUTFR and VOUTFR, especially when "Tuner Scanning" will be performed. The "H-and-V-freerunning mode" avoids synchronization problems of the display during changing the tuner channel. The values of ALPFIP (Active Lines Per Field Input, see also Input sync controller (ISC) on page 11), and ALPFOP (Active Lines Per Field Output, see also Output sync controller (OSC) on page 40) must be set to 144 or 121, respectively. Only these standard signals corresponding to PAL and NTSC systems are supported. A mixture of PAL and NTSC signals is also possible.
Input write parameter
Parameter Subaddress Description
MULTIPIC PICPOS YBORDER UBORDER
1Bh 1Bh 17h 18h
Defines the multi picture modes Position of the picture in the multi picture mode (only valid for MULTIPIC>0) Y background value U background value
Micronas
21
Preliminary Data Sheet
SDA 9400
Parameter
Subaddress
Description
VBORDER FREEZE 1: on 0: off
18h 1Bh
V background value Freeze mode (frozen picture)
The 100 Hz conversion mode should be AABB, AAAA or BBBB for DC coupled deflection units and AA*B*B, AAAA or BBBB for AC coupled deflection units as explained in the following table. For progressive conversion the A+A* or B+B* modes are recommended. Motion values are not calculated in "multi picture mode". A*, B* mean raster interpolated fields (not motion adaptive, see also Operation mode generator on page 46). Interlaced and progressive conversion in multi picture mode
STOPMODE RMODE Raster Sequence Comment Motion blur possible reduced vertical resolution recommended recommended recommended recommended recommended Motion blur possible recommended recommended
0000 (ABAB mode I interlaced) 0001 (AA*B*B mode I interlaced) 0010 (AABB mode I interlaced) 0100 (Multipicture mode I, AAAA) 0101 (Multipicture mode II, BBBB) 0110 (AAAA mode) 0111 (BBBB mode) 0000, 0100, 0110 (AB modeI, progressive) 0001, 0101 (AA* mode I-II, progressive) 0111 (B*B mode, progressive)
0 0 0 0 0 0 0 1 1 1
=(100/120 Hz) (100/120 Hz) (100/120 Hz) (100/120 Hz) (100/120 Hz) (100/120 Hz) (100/120 Hz) = (50/60 Hz) = (50/60 Hz) = (50/60 Hz)
The borders are fixed to a width of 16 pixels in horizontal direction. In vertical direction the border widths are also fixed, the number of lines, however, depends on the TV standard of the input and the display.
Micronas
22
Preliminary Data Sheet
SDA 9400
6.3.4 Noise reduction
The figure below shows a block diagram of the spatial and temporal motion adaptive noise reduction (first order IIR filter). The spatial noise reduction of the luminance differs from the spatial noise reduction of the chrominance. The structure of the temporal motion adaptive noise reduction is the same for the luminance as for the chrominance signal. Block diagram of noise reduction
SNRON
YR YIN TNRCLY, TNRHOY, TNRKOY, TNRVAY, TNRFIY, NRON TNRCLC, TNRHOC, TNRKOC, TNRVAC, TNRFIC, NRON UVIN Spatial noise reduction YSNR DY Motion KY detector
Field delay 0 1 Frame delay DTNRON
Motion detector DUV Spatial noise reduction
KUV 1 0 TNRSEL Field delay
UV1
VCSNRON, HCSNRON
6.3.4.1
Spatial noise reduction
Normally a spatial noise reduction reduces the resolution due to the low pass characteristic of the used filter. Therefore the spatial noise reduction of the SDA 9400 works adaptive on the picture content. The low pas filter process is only executed on a homogeneous area. That's why an edge detection controls the low pass filter process and depending on the result of the edge detection the pixels for the low pass filter are chosen. The next figure shows a block diagram of the spatial noise reduction. For the UV signal only a simple spatial noise reduction algorithm (vertical and/or horizontal low pass filtering) is implemented.
Micronas
23
Preliminary Data Sheet
nr01
UVSNR
SDA 9400
Block diagram of spatial noise reduction
SNRON
YIN
LM
0 LP 1
YSNR
LM
Edge detection nr02
LM
UVIN
LM
LP
1 LP 0
1 UVSNR 0
VCSNRON
HCSNRON
Input write parameter
Parameter Subaddress Description
SNRON 1: on 0: off VCSNRON 1: on 0: off HCSNRON 1: on 0: off
1Dh
Spatial noise reduction of luminance signal
1Dh
Vertical spatial noise reduction of chrominance
1Dh
Horizontal spatial noise reduction of chrominance
In case of VDECON>0 or HDECON>0 or MULTIPIC>0 (see also Vertical compression on page 18, see also Horizontal compression on page 19, see also Multipicture display on page 20) spatial noise reduction is not possible.
6.3.4.2
Motion adaptive temporal noise reduction
The equation below describes the behaviour of the temporal adaptive noise reduction filter. The same equation is valid for the chrominance signal. Depending on the motion in the input signal, the K-factor Ky (Kuv) can be adjusted between 0 (no motion) and 15 (motion) by the motion detector. The K-factor for the chrominance filter can be either Ky (output of the luminance motion detector, TNRSEL=0) or Kuv (output of the chrominance motion detector, TNRSEL=1). For the luminance
Micronas
24
Preliminary Data Sheet
SDA 9400
signal the delay of the feed back path can be either a field delay (DTNRON=0) or a frame delay (DTNRON=1) (block diagram of noise reduction). Equation for temporal noise reduction (luminance signal)
1 + Ky YOUT = ae --------------- o YSNR - YR + YR e 16
Equation for temporal noise reduction (chrominance signal)
1+K UVOUT = ae ------------ o UVSNR - UV1 + UV1 ;K = Ky ;Kuv e 16
The next figure shows the motion detector in more detail. Temporal noise reduction can be switched off by NRON (NRON=0). The parameter TNRFIY/C switches between a fixed noise reduction Kfactor TNRVAY/C (TNRFIY/C=0) or a motion adaptive noise reduction K-factor (TNRFIY/C=1). Block diagram of motion detector
TNRCLY/C+1 TNRKOY/C+1 TNRFIY/C NRON
Motion DY/UV Motion detection LUT
0 1
MUX
0
1
MUX 15
0
Ky/uv nr01
TNRHOY/C TNRVAY/C
In case of adaptive noise reduction the K-factor depends on the detected "Motion" (see figure above). The "Motion"-Ky/Kuv characteristic curve (LUT) is fixed inside the SDA 9400, but the characteristic curve can be changed by two parameters: TNRHOY/C and TNRKOY/C. TNRHOY/C shifts the curve horizontally and TNRKOY/C shifts the curve vertically. For a fixed characteristic curve, the sensitivity of the motion detector is adjustable by TNRCLY/C.
Micronas
25
Preliminary Data Sheet
SDA 9400
LUT for motion detection I
Ky/Kuv 15 TNRKOY/C=7 TNRHOY/C=0 TNRKOY/C=-1 TNRHOY/C=0 10 TNRKOY/C
5
TNRKOY/C=-8 TNRHOY/C=0
Motion 5 10 15 20 25 30
LUT for motion detection II
Ky/Kuv 15 TNRKOY/C=-1 TNRHOY/C=15 TNRKOY/C=-1 TNRHOY/C=0 10 TNRHOY/C TNRKOY/C=-1 TNRHOY/C=-15
5
Motion 5 10 15 20 25 30
Parameter TNRVAY/C
Parameter 0 (minimum value) 15 (maximum value)
TNRVAY/C
strong noise reduction (not motion adaptive, Ky/K=0)
no noise reduction (not motion adaptive, Ky/K=15)
Parameter TNRHOY/C and TNRKOY/C
Parameter Range
TNRHOY/C TNRKOY/C Micronas
-32, ... , 31 -8, ..., 7 26 Preliminary Data Sheet
nr03
nr02
SDA 9400
Parameter TNRCLY
Parameter 0 (minimum value) 15 (maximum value)
TNRCLY/C
maximum sensitivity for motion -> strong noise reduction
minimum sensitivity for motion -> weak noise reduction
Input write parameter
Parameter Subaddress Description
TNRSEL 1: separate 0: luminance motion detector DTNRON 1: frame 0: field TNRFIY/C 1: off 0: on TNRVAY/C TNRHOY/C TNRKOY/C TNRCLY/C
1Dh
Switch for motion detection of temporal noise reduction of chrominance signal
1Dh
Delay for temporal noise reduction of luminance signal
21h/22h
Switch for fixed K-factor value defined by TNRVAY/C
20h 21h/22h 1Fh 1Eh
Fixed K-factor for temporal noise reduction of luminance/chrominance Horizontal shift of the motion detector characteristic Vertical shift of the motion detector characteristic Classification of temporal noise reduction
6.3.5
Noise measurement
The noise measurement algorithm can be used to change the parameters of the temporal noise reduction processing depending on the actual noise level of the input signal. This is done by the ICbus controller which reads the NOISEME value, and sends depending on this value different parameter sets to the temporal noise reduction registers of the SDA 9400. The NOISEME value can be interpreted as a linear curve from no noise (0) to strong noise (30). Value 31 indicates an overflow status and can be handled in different ways: strong noise or measurement failed. Two measurement algorithms are included, which can be chosen by the parameter NMALG. In case NMALG=1 the noise is measured during the vertical blanking period in the line defined by NMLINE. For NMALG=0 the noise is measured during the first active line. In both cases the value is determined by averaging over several fields. The figure below shows an example for the noise measurement. The NMLINE parameter determines the line, which is used in the SDA 9400 for the measurement. In case of VINDEL=0 and NMLINE=0 line 3 of the field A and line 316 of the field B is chosen. In case of VINDEL=0 and NMLINE=3 line 6 of the field A and line 319 of the field B is chosen.
Micronas
27
Preliminary Data Sheet
SDA 9400
Example of noise measurement
623 H-sync V-sync 624 625 Field1 (A) 1 2 3 4 5 6 7
VINDEL=0 Measure NMLINE=0 NMLINE=3
: :
Measure
310 H-sync V-sync
311
312
Field2 (B) 313-1
314-2
315-3
316-4
317-5
318-6
319-7
VINDEL=0 Measure NMLINE=0 NMLINE=3
: :
Measure
PAL
Input write parameter
Parameter Subaddress Description
NMALG
1Dh
NMLINE
28h
Noise measurement algorithm 1: measurement during vertical blanking period (measure line can be defined by NMLINE) 0: measurement in the first active line Line for noise measurement (only valid for NMALG=1)
Input read parameter
Parameter Subaddress Description
NOISEME NMSTATUS
32h 33h
Noise level of the input signal: 0 (no noise), ... , 30 (strong noise) [31 (strong noise or measurement failed)] Signals a new value for NOISEME 1: a new value can be read 0: current noise measurement not finalized (see also IC bus format on page 64)
Micronas
28
Preliminary Data Sheet
NM01
SDA 9400
6.3.6
Motion detection for scan rate conversion
The motion detection for scan rate conversion results in a motion value for each pixel. The motion values are stored within the main memory block, read out at the high data rate and used for the scan rate conversion. The motion detection works on luminance data. In case of VDECON>0 or HDECON>0 the motion detection for scan rate conversion is disabled. The diagram below shows the block diagram of the motion detection. Separate line, field and frame differences are calculated. The result of the differences are fed to separate look up tables. The result FRD of the LUTFR (look up table frame) depends on the frame difference and the line difference (LDMAX). The result of the LUTFI (look up table field) FID1 or FID2 depends on the field difference and the line difference. These three values FRD, FID1 and FID2 determine the motion value mval. The final motion value "Motion" is generated by the postprocessing block. It is possible to alternate the behaviour of the motion detection selecting different parameters, which will be described in detail for each block afterwards. Block diagram motion detection
THRMOV THRGM AMMON, FRAFION FID3 FRD3 To movie mode and phase detection
THRESH
IN
FRD3
Line Difference
LDDEL THRESH
IN1
Y frame delay
Frame Difference
LUTFR
FRD
IN2
mval
IN1
Y field delay
Field Difference
LUTFI
FID2
ADD
Post processing
Motion
IN2
IN1
Field Difference
IN2
LUTFI
FID1
Y
IN
Line Difference
M A X LDACT
LDMAX
MUX muxout HPE1OFF, VLEROFF HPS1OFF, HPE2OFF HPEXOFF, VLEXOFF
SWGM
SVALLI, THLIO, THLI1, THLI2 SVALFI, SVALFR
To THFI0, THFI1, MOVMO Global THFI2, THFI3 motion THFR0, THFR1, THFR2, THFR3 detection
Input write parameter
Parameter [Default value] Subaddress Description
SVALLI [1] THLI2, THLI1, THLI0 [12, 8, 4]
28h 29h, 2Ah
Sensitivity of line difference Threshold of line difference
Micronas
29
Preliminary Data Sheet
md01
SDA 9400
Parameter [Default value]
Subaddress
Description
SVALFI [2] THFI3, THFI2, THFI1, THFI0 [28,18,16,8] SVALFR [0] THFR3, THFR2, THFR1, THFR0 [10,6,4,3] SWGM [1] THRGM [8] THRMOV [8]
2Fh 2Ah, 2Bh, 2Ch, 2Dh 2Fh 2Dh, 2Eh, 2Fh
Sensitivity of field difference Threshold of field difference
Sensitivity of frame difference Threshold of frame difference
31h 31h 30h
Switch for global motion detection Threshold of frame difference for global motion detection Threshold of field difference for movie mode detection
The maximum line difference LDMAX of the output signals LDACT and LDDEL controls the look up tables LUTFR/LUTFI in the frame and field difference signal processing path. In this way the sensitivity of the field and frame differences are adapted to the picture contents. The sensitivity of the line difference block can be changed by the SVALLI parameter. The line difference will be quantised to a two bit value. The thresholds are programmable by the parameters THLI2, THLI1 and THLI0.
Parameter SVALLI
Parameter 0 (minimum value) 3 (maximum value)
SVALLI
maximum sensitivity line difference
minimum sensitivity line difference
Parameter THLI2, THLI1, THLI0
THLI2...63 THLI1...THLI2-1 THLI0...THLI1-1 0...THLI0-1 3 2 1 0
md03
2
LDDEL (LDACT)
Micronas
30
Preliminary Data Sheet
SDA 9400
The motion detection calculates two field difference signals and one frame difference signal. The sensitivity of the field difference can be changed by the parameter SVALFI, and the sensitivity of the frame difference can be changed by the parameter SVALFR. Parameter SVALFI and SVALFR
Parameter 0 (minimum value) 3 (maximum value)
SVALFI, SVALFR
maximum sensitivity field/frame difference
minimum sensitivity field/frame difference
The output values of the field and frame difference blocks are mapped to 1 bit signals by three look up tables. The thresholds of the look up tables are programmable. THFI3, THFI2, THFI1, THFI0 control both look up tables for the field differences LUTFI. THFR3, THFR2, THFR1, THFR0 control the look up table for the frame difference LUTFR. The thresholds are selected by the corresponding line difference signals LDACT and LDDEL, respectively as described before. Parameter THFI3, THFI2, THFI1, THFI0
THFI0
4
THFI1
5
THFI2
5
THFI3
5
(IC bus)
field difference
2
THFI0...15 0...THFI0-1
THFI1...31 0...THFI1-1 1
THFI2...31 0...THFI2-1 2
THFI3...31 0...THFI3-1 3
1 0
1
out
line difference
0
LUTFI
Parameter THFR3, THFR2, THFR1, THFR0
THFR0
4
THFR1
4
THFR2
5
THFR3
5
(IC bus)
frame difference
2
THFR0...15 THFR1...15 THFR2...31 THFR3...31 0...THFR0-1 0...THFR1-1 0...THFR2-1 0...THFR3-1
1 0
1
line difference
LUTFR
The output of the look up table LUTFI FID1, the output of the LUTFR FRD, the output of the threshold FID3 and the output of the threshold FRD3 are fed to a multiplexer. The output of the multiplexer is fed to the global motion detection block. The multiplexer can be switched using the IC bus parameter SWGM. The output of the threshold FID3 is in addition fed to the movie mode and phase detection block (see also Global motion, movie mode and phase detection on page 33). The FID3 and FRD3 signal are also one bit signals. Both signals are independent of the parameters described up to now. The FID3 signal depends only on the threshold THRMOV and the FRD3 signal depends only on the threshold THRGM. So it is possible to optimise the movie mode and global
Micronas
31
Preliminary Data Sheet
md02
0
1
2
3
md02
out
SDA 9400
motion detector independent of the settings of the motion detection for scan rate conversion.
Parameter THMOV
FID3
1 0 Parameter THRGM
FRD3
Field difference > THRMOV otherwise
1 0 Parameter SWGM
muxout
Frame difference > THRGM otherwise
SWGM
FID3 FID1 FRD3 FRD
11 10 01 00
The ADD block combines the outputs of the field and frame differences to a single one bit data stream mval. The combination can be influenced by the parameters AMMON and FRAFION. The output value MOVMO of the movie mode detection block also controls the value mval when the automatic movie mode detection is activated by setting AMMON=1X. With deactivated automatic movie mode detection (MSB of AMMON=0) FRAFION determines which differences are switched to the output mval. FRAFION=0 means that only the frame difference FRD is used, FRAFION=1 supplies all three differences. With activated automatic movie mode detection (MSB of AMMON=1) and detected camera mode (MOVMO=0) FRAFION controls mval as described before. If movie mode is detected (MOVMO=1) the LSB of AMMON controls the output mval instead of FRAFION. LSB of AMMON=0 supplies the frame difference and LSB of AMMON=1 sets the output to constant zero. Behaviour of ADD block
AMMON MOVMO X X 1 1 FRAFION mval
0X 0X 10 11
0 1 X X
FRD FRD + FID1 + FID2 FRD 0
Micronas
32
Preliminary Data Sheet
SDA 9400
AMMON
MOVMO 0 0
FRAFION
mval
1X 1X
0 1
FRD FRD + FID1 + FID2
Input write parameter
Parameter Subaddress Description
AMMON FRAFION
1Ch 1Ch
Automatic movie mode for the motion detection for scan rate conversion Frame or field based motion value for scan rate conversion
The postprocessing block has the task to delete isolated groups of set motion flags (erosion) and to homogenize the motion areas in horizontal and vertical direction that correspond to a moving object (extension, smearing). The table below shows the several parameters in sequence. They can be switched off (1) or on (0). It is recommended to enable all parameters.
Input write parameter
Parameter Subaddress Description
HPE1OFF VLEROFF HPS1OFF HPE2OFF HPEXOFF VLEXOFF
21h 22h 23h 24h 25h 26h
Horizontal pixel erosion 1 Vertical line erosion Horizontal pixel smearing 1 Horizontal pixel erosion 2 Horizontal pixel extension Vertical line extension
6.3.7
Global motion, movie mode and phase detection
The global motion detection is used to generate a global motion value GMOTION. GMOTION is a one bit signal and can be read out by the IC-bus. GMOTION equal zero means, the complete picture is still, GMOTION equal one means, there is motion in the picture. This value can also be used internal to switch between different scan rate conversion algorithms (see also Output sync controller (OSC) on page 40). Furthermore a movie mode (MOVMO) and phase (MOVPH) detector is included. MOVMO and MOVPH are one bit signals and can be read out by IC-bus or can be used internal to influence the motion detection for scan rate conversion as well as the scan rate conversion itself (see also Output sync controller (OSC) on page 40). The diagram below shows the block diagram of the global motion, movie mode and phase detection algorithm.
Micronas
33
Preliminary Data Sheet
SDA 9400
Block diagram of global motion, movie mode and phase detection
GMTHL GMTHU GMAS GMAM SHYST
COUNTGM
muxout
Counter
Hysteresis spatial
Hysteresis time
GMOTION
gmd01
FID3
Counter
COUNTMOV
MOVIE MODE AND PHASE DETECTION
MOVMO
MOVPH
MMTC MMTHL MOVPHINV THYON RESMOV AMMON
The muxout and FID3 values (Field difference 1, see also Motion detection for scan rate conversion on page 29) are accumulated during each incoming field. After accumulation the value COUNTGM is compared with a threshold TH. It is assumed, that the whole picture is moving, if the accumulated value is greater than the threshold (SHYST=1). Otherwise it will be assumed, that the picture is still (SHYST=0). The threshold TH itself depends on the actual GMOTION value. This is a kind of spatial hysteresis. If the actual GMOTION value is zero, then TH is equal GMTHU. In the other case that GMOTION is one, TH is equal GMTHL.
Behaviour spatial hysteresis
SHYST
1 0
COUNT >= TH COUNT < TH
TH
GMOTION
64 * GMTHU 64 * GMTHL
0 1
The time hysteresis block generates the final GMOTION value. The GMOTION value will only changed, if at least the last GMAM/GMAS fields had the same SHYST value. Behaviour of time hysteresis
GMOTION(T)
0 Micronas
last GMAS fields, SHYST were 0 34 Preliminary Data Sheet
SDA 9400
GMOTION(T)
1 GMOTION(T-1)
last GMAM fields, SHYST were 1 otherwise
The COUNTMOV value is used in movie mode and phase detector to generate the MOVMO and the MOVPH signal. Movie mode means, that the signal source was a movie (24 Hz progressive), which was translated into a (50 Hz) interlaced signal. Therefore two consecutive fields have the same motion phase. Normally field An and field Bn belong to the same phase. But it is also possible, depending on the translation process, that field Bn-1 and field An belong to the same motion phase. In case of movie mode it is better to switch to an ABAB mode, therefore the information about movie mode and the movie mode phase is important. This information will be used in the motion detection block for scan rate conversion to switch the motion values to zero or to frame difference (depends on the automatic movie mode parameter) or to force the display raster to in one of the adaptive operation modes (eg. Field mixer mode). The phase is necessary for the right order of the fields at the output (__ mode or BABA mode) (see also Operation mode generator on page 46). COUNTMOV is the result of the accumulation of the FID3 value during one field. This value can be used for the detection of the movie mode. If this value is smaller than a given threshold TH (programmable by the parameter MMTH), both fields may belong to the same phase. The result of the comparison is stored in CMP (see block diagram of movie mode and phase detection below). The difference of the COUNTMOV value of the actual field and the COUNTMOV value of the previous field can be used to switch adaptive the threshold for the movie mode detection. The final MOVMO as well as the MOVPH value is determined by comparison of the results from the last 2*(MMTC+1) CMP values. If THYON = 0 (Temporal hysteresis off, IC bus parameter), the time to switch from camera mode to movie mode and vice versa is the same: 2*(MMTC+1) fields. If THYON = 1 (Temporal hysteresis on), the time to switch from camera mode to movie mode differs from the time to switch from movie mode to camera mode. In case THYON = 1 the time to switch from camera to movie mode is 2*(MMTC+1) fields and the time to switch from movie mode to camera is (MMTC+1). So camera mode is preferred. To reset the movie mode detector e.g. after tuner change, the IC bus parameter RESMOV exists. If the parameter RESMOV = 1, the MOVMO is set to camera mode (MOVMO=0) and the time hysteresis queue is reset too. RESMOV = 0 means normal behaviour of the movie mode and movie phase detection block. Block diagram of movie mode and phase detection
MMTHL MMTC THYON AMMON
CMP COUNTMOV CMP DETECTOR
1
1
MOVMO
gmd02
XOR
MOVPH
RESMOV MOVPHINV
Micronas
35
Preliminary Data Sheet
SDA 9400
The movie mode detection block contains a fall back circuit. This fall back circuit can be enabled by the IC bus parameter AMMON. If AMMON is set to zero, the fall back counter is disabled. In all other cases the fall back counter is enabled. If the fall back counter is enabled, the failures of the movie mode detector will be counted. So if a certain threshold is reached, the MOVMO will be forced to camera mode. Behaviour CMP block
CMP
1 0
COUNT >= TH COUNT < TH
TH
32 * MMTH 64 * MMTH
ABS(COUNT(T)-COUNT(T-1)) < 64* MMTH ABS(COUNT(T)-COUNT(T-1)) >= 64* MMTH
Behaviour of detector block
MOVMO
1 0
Movie mode: last 2*(MMTC+1) CMP values were sequence of 0 and 1 or 1 and 0 (e.g. 101010 or 010101) Camera mode: last 2*(MMTC+1) CMP values were 1
MOVPH
1 0
field An and field Bn-1 belong to the same phase field An and field Bn belong to the same phase
Input write parameter
Parameter Subaddress Description
GMTHU GMTHL GMAS GMAM Micronas
23h 24h 25h 26h
Global motion detection: upper spatial hysteresis threshold Global motion detection: lower spatial hysteresis threshold Global motion detection: amount of still pictures Global motion detection: amount of moving pictures 36 Preliminary Data Sheet
SDA 9400
Parameter
Subaddress
Description
MMTC MMTHL MOVPHINV 1: enabled 0: disabled THYON
25h, 26h 27h 1Dh
Movie mode detection time constant Movie mode detection threshold Inversion of the movie phase signal
30h
RESMOV
30h
Time hysteresis for movie mode detection on/off: 1: on (camera->movie: 2*(MMTC+1); movie->camera: (MMTC+1)) 0: off (camera<->movie: 2*(MMTC+1)) Reset of movie mode detection time hysteresis queue 1: Reset: MOVMO=0 (camera mode) 0: no reset
Input read parameter
Parameter Subaddress Description
GMOTION MOVMO MOVPH
33h 33h 33h
MDSTATUS
33h
Global motion flag: 1 - motion, 0 - still Movie mode flag: 1 - movie mode, 0 - camera mode Movie mode phase: field An and field Bn-1 belong to the same phase field An and field Bn belong to the same phase Signals a new value for GMOTION, MOVMO, MOVPH or TVMODE 1: a new value can be read 0: non of the parameters has changed its value (see also IC bus format on page 64)
6.4
Clock concept
Input signals
Signals Pin number Description
CLK1 X1/CLK2
54 28
System clock 1 input System clock 2 input
Micronas
37
Preliminary Data Sheet
SDA 9400
Output signals
Signals Pin number Description
CLKOUT
26
Clock output
The SDA 9400 supports different clock concepts. In chapter 10 (see also Application information on page 90) a typical application of the circuit is shown. The front-end clock is connected to CLK1 input. The CLKOUT pin is connected to the back-end and the X1/CLK2 input is connected to a crystal oscillator. The next figure explains the different clock switches, which may be used for the separate modes (see also page 39, "Ingenious configurations of the HOUT and VOUT generator"). Clock concept
cloco CLKOUT 1 FREQR
CLKOUT
CLK1
PLL1
CLK1_pll1
1 X1/CLK2
PLL2
0 1 CLK2_pll2 CLK11EN
0
0
CLK21EN
Clock concept switching matrix
CLK11EN (19h) CLK21EN (19h) FREQR (1Bh)
0 0 X 1 X
1 0 1 X 0
0 0 1 0 1
CLK1 not allowed not allowed CLK2_pll2 X1/CLK2
Clock
FREQR
Used in block
CLK1_pll1 CLK2_pll2 X1/CLK2 Micronas
X 0 1
ISC, IFC, LDR, ED, MC, LM, IC OSC, HDR, ED, MC, LM, OFC OSC, HDR, ED, MC, LM, OFC 38 Preliminary Data Sheet
SDA 9400
Input write parameter
Parameter Subaddress Description
PLL1OFF 1: off 0: on PLL1RA PLL2OFF 1: off 0: on PLL2RA CLKOUTON 1: enabled 0: disabled
02h
PLL 1 on or off
09h,0Ah 16h
PLL range, only for test purposes PLL 2 on or off
19h 16h
PLL range, only for test purposes Output of system clock
Micronas
39
Preliminary Data Sheet
SDA 9400
6.5
Output sync controller (OSC)
Input signals
Signals Pin number Description
HEXT
60
VEXT
61
horizontal synchronization signal for external synchronization (polarity programmable, IC bus parameter 14h HOUTPOL, default: high active, EXSYN=1) vertical synchronization signal for external synchronization (polarity programmable, IC bus parameter 14h VOUTPOL, default: high active, EXSYN=1)
Output signals
Signals Pin number Description
HOUT
60
VOUT
61
HREF INTERLACED
62 18
horizontal synchronization signal (polarity programmable, IC bus parameter 14h HOUTPOL, default: high active, EXSYN=0) vertical synchronization signal (polarity programmable, IC bus parameter 14h VOUTPOL, default: high active, EXSYN=0) horizontal active video output interlaced signal (can be used for AC coupled deflection circuits)
The output sync controller generates horizontal and vertical synchronization signals for the scan rate converted output signal. The figures below show the block diagram of the OSC and the existing parameters.
Micronas
40
Preliminary Data Sheet
SDA 9400
Block diagram of OSC
HOUTPOL, HOUTFR, APPLOP, HOUTDEL, NAPOP, PPLOP, EXSYN
HIN HEXT VIN VEXT GMOTION, MOVMO, MOVPH
OPERATION mode generator
HOUT generator
HOUT HREF VOUT INTERLACED osc01
(NALOP+1)*2 (ALPFOP*4) inpar01
WINDOW generator
VOUT generator
STOPMODE, VOUTPOL, INTMODE, ADOPMODE NALOP, ALPFOP, LPFOP, EXSYN, CONV
WINDVON, WINDVDR, WINDVSP, WINDVST, WINDHON, WINDHDR, WINDHSP, WINDHST
Output parameter
HOUT (PPLOP*2)*CLK2 VOUT
LPFOP*4+1
(NAPOP*4)*CLK2
(APPL*16)*CLK2
(HOUTDEL*4+1)*CLK2
(APPLOP*16)*CLK2
Output write parameter
Parameter [Default value] Subaddress Description
NALOP [22] ALPFOP [144] LPFOP [156] HOUTDEL [4] Micronas
0Bh 0Ch 0Dh 0Fh
Not Active Line OutPut defines the number of lines from the V-Sync to the first active line of the output frame Active Lines Per Field OutPut defines the number of active lines per output frame Lines Per Frame OutPut defines the number of lines per output frame (only valid for VOUTFR=1) HOUT DELay defines the number of pixels from the HSync to the first active pixel 41 Preliminary Data Sheet
SDA 9400
Parameter [Default value]
Subaddress
Description
NAPOP [0] APPLOP [45] APPL
0Eh 10h internal
PPLOP [432]
11h, 12h
Not Active Pixel OutPut defines the number of not active pixels (e.g. coloured border values) Active Pixels Per Line OutPut defines the number of pixels per line including border pixels Active Pixels Per Line defines the number of active pixels (see also Horizontal compression on page 19, APPLIP) Pixel Per Line OutPut defines the number of pixels between two consecutive H-Syncs (only valid for HOUTFR=1)
The next paragraphs describe the HOUT and VOUT generator in more detail. Both generators have a so called "locked-mode" and "freerunning-mode". Not all combinations of the modi make sense. The table below shows ingenious configurations.
Ingenious configurations of the HOUT and VOUT generator
Mode "H-and-V-locked" "H-freerunning-V-locked" "H-and-V-freerunning" External synchronization EXSYN HOUTFR VOUTFR CLK11EN CLK21EN FREQR CONV
0 0 0 1
0 1 1 0
0 0 1 0
1 1 1 1
1 0 0 0
0 0 0 or 1 0 or 1
by IC-bus by IC-bus 0 0
6.5.1
HOUT generator
The HOUT generator has two operation modes, which can be selected by the parameter HOUTFR. The HOUT signal is active high (HOUTPOL=0) for 64 clock cycles (X1/CLK2). In the freerunningmode the HOUT signal is generated depending on the PPLOP parameter. In the locked-mode the HOUT signal is locked on the incoming H-Sync signal HIN. In case of external synchronization (EXSYN=1), no HOUT signal is generated. The SDA 9400 needs in this case an external H-Sync (HEXT). The polarity of the HEXT signal as well as of the HOUT signal is programmable by the parameter HOUTPOL. In case of external synchronization the HOUT generator has to be set into the locked-mode (see also Output sync controller (OSC) on page 40). The HREF signal marks the active part of a line. The figure below shows the timing relation of the HOUT and the HREF signal. The distance is programmable by the parameter HOUTDEL. PD means processing delay of the internal data processing (PD=36 X1/CLK2 clocks). The length of the active part is determined by the parameter APPLOP. If the number of the active pixels (internal parameter APPL, see also Horizontal compression on page 19) is smaller than the number of the displayed pixels (e.g. displaying a 4:3 source on a 16:9 screen), a coloured border can be defined using the NAPOP parameter. The border colour is defined by the parameters YBORDER,
Micronas
42
Preliminary Data Sheet
SDA 9400
UBORDER and VBORDER. To avoid transition artifacts of digital filters the number of active pixels per line (parameter APPL) can be symmetrically reduced using the CAPP parameter. The figure below shows also the internal signal ALOP, which marks the active pixels of the line. Timing diagram of output signals
X1/CLK2 HOUT
64 * Tx1/clk2 PPLOP * 2 Tx1/clk2 e.g. 432 * 2 / 27 MHz = 32 s
YOUT UVOUT
x x
y0 u0
y1 v0
y2 u2
y3 v2
y4 u4
y5 v4
ym-2 ym-1 um-2 vm-2
x x
m=APPL*16 ((HOUTDEL + 1) * 4 + PD)* Tx1/clk2
outpar01
HREF
APPLOP * 16 * Tx1/clk2 e.g. 45 * 16 = 720 Tx1/clk2 YOUT UVOUT
x x YB UB YB VB YB UB YB VB y0 u0 y1 v4 YB UB YB VB x x
m=APPL*16 ((HOUTDEL + 1 + NAPOP) * 4 + PD)* Tx1/clk2 ALOP
Output write parameter
Parameter Subaddress Description
HOUTFR 1: freerun 0: locked mode EXSYN 1: on 0: off YBORDER UBORDER VBORDER CAPP 00: k = 0 01: k = 8 10: k = 16 11: k = 24
14h
HOUT generator mode select
14h
External synchronization select
17h 18h 18h 10h
Y border value (four MSB of the 8 bit colour) U border value (four MSB of the 8 bit colour) V border value (four MSB of the 8 bit colour) Reducing factor for the Active Pixels Per Line Value (APPL) Number of active pixels per line = 16 * APPL - 2*k
Micronas
43
Preliminary Data Sheet
SDA 9400
6.5.2
VOUT generator
The VOUT generator has two operation modes, which can be selected by the parameter VOUTFR. The VOUT signal is active high (VOUTPOL=0) for two output lines. In the freerunning-mode the VOUT signal is generated depending on the LPFOP parameter. In the locked-mode the VOUT signal is synchronized by the incoming V-Sync signal VIN (means the internal VIN delayed by the parameter OPDEL, see also Input sync controller (ISC) on page 11). Furthermore the CONV parameter defines, how many V-Syncs VIN have to be suppressed for synchronization. In the freerunning-mode the CONV parameter has to be set to CONV=0. Both the CONV and RMODE parameter (raster mode 1: progressive, 0: interlaced) determine the scan rate conversion mode. The figure below shows some examples. If CONV=000 and RMODE=1, then for each incoming V-sync signal VIN an outgoing V-sync signal VOUT has to be generated (e.g. 50 Hz interlaced to 50 Hz progressive scan rate conversion). If CONV=000 and RMODE=0, then during one incoming V-Sync signal, two VOUT pulses have to be generated (e.g. 50 Hz interlaced to 100 Hz interlaced scan rate conversion). If CONV=111 and RMODE=1, then during two incoming VIN signals, three VOUT pulses have to be generated. That means every second VIN is not used to synchronize the output V-Sync raster on the incoming V-Sync raster. If CONV=110 and RMODE=1, then during five incoming VIN signals, seven VOUT pulses have to be generated. Examples for VOUT generation depending on parameter CONV and RMODE
VIN RMODE=1 VOUT (CONV=000) VOUT (CONV=111) VOUT (CONV=110) RMODE=0 VOUT (CONV=000)
Output write parameter: CONV, RMODE
CONV Input syncs 000 001 010 011 100 101 1 8 7 6 5 4 RMODE = 0 Output syncs 2 18 16 14 12 10 RMODE = 1 Output syncs 1 9 8 7 6 5 1.0 1.125 (9/8) 1.14 (8/7) 1.16 (7/6) 1.2 (6/5) 1.25 (5/4) 60->140 Hz interlaced, 60->70 Hz progressive 50->120 interlaced, 50->60 Hz progressive 60->150 Hz interlaced, 60->75 Hz progressive Factor MODE e.g. 50->100 Hz interlaced, 50-> 50 Hz progressive
Micronas
44
Preliminary Data Sheet
SDA 9400
CONV 110 111 5 2
RMODE = 0 14 6
RMODE = 1 7 3
Factor 1.4 (7/5) 1.5 (3/2)
MODE 50-> 140 Hz interlaced, 50->70 Hz progressive 50->150 Hz interlaced 50->75 Hz progressive
In case of external synchronization (EXSYN=1), no VOUT signal is generated. The SDA 9400 needs in this case an external V-Sync (VEXT). The polarity of the VEXT signal as well as of the VOUT signal is programmable by the parameter VOUTPOL. In case of external synchronization the VOUT generator has to be set to the locked-mode (see also Output sync controller (OSC) on page 40). The VOUT signal has a delay of two CLKOUT clocks to the HOUT signal or in case of interlaced a delay of a half line plus two CLKOUT clocks.
Output write parameter
Parameter
Subaddress
Description
VOUTFR 1: freerun 0: locked mode EXSYN 1: on 0: off CONV RMODE 1: progressive 0: interlaced
14h
VOUT generator mode select
14h
External synchronization select
15h 14h
CONV defines the scan rate conversion mode Raster mode
Switching from H-and-V-freerunning to H-and-V-locked mode In H-and-V-freerunning mode, generally, the phase of the generated synchronization raster has no correlation to the input raster. A hard switch from the H-and-V-freerunning mode to the H-and-Vlocked mode therefore would cause visible synchronization artefacts. To avoid these problems the SDA 9400 enlarges the line and the field lengths of the output sync signals HOUT and VOUT in a defined procedure to enable an unvisible synchronization of the freerunning output to the input. For vertical synchronization the maximum synchronization time is 260 ms for interlaced and 520 ms for progressive display modes. Horizontal synchronization is performed in a maximum time of 50 ms. To get the best performance it is recommended to change at first the vertical and after the mentioned delay times the horizontal mode from free running to locked.
Micronas
45
Preliminary Data Sheet
SDA 9400
6.5.3 Operation mode generator
The VOUT generator determines the VOUT signal. For proper operation of the VOUT generator information about the raster sequence is necessary. The parameter STOPMODE (Static operation mode) and the parameter ADOPMODE (Adaptive operation mode) define the raster sequence and the scan rate conversion algorithm. The figure below explains the used wording for the following explanations. Explanations of field and display raster
FRAME/FIELD
FRAME FIELD A odd lines
FIELD B even lines
Content of picture
DISPLAY RASTER
TV Display raster odd lines Display raster
even lines
Display raster
Tube, Display raster
The interlaced input signal (e.g. 50 Hz PAL or 60 Hz NTSC) is composed of a field A (odd lines) and a field B (even lines). An - Input signal, field A at time n, Bn - Input signal, field B at time n The field information describes the picture content. The output signal, which could contain different picture contents (e.g. field A, field B ) can be displayed with the display raster or .
(An,) - Output signal, field A at time n, displayed as raster
Micronas
fieldras01
46
Preliminary Data Sheet
SDA 9400
(An,) - Output signal, field A at time n, displayed as raster
(An Bn-1,+==Output signal, frame AB at time n, progressive
((A*)n,) - Output signal, field A raster interpolated into field B at time n, displayed as raster
The table below describes the different scan rate conversion algorithms and the corresponding raster sequences (see also Principles of scan rate conversion on page 55). The delay between the input field and the corresponding output fields depends on the OPDEL parameter and the default value for the delay is an half input field. The INTERLACED signal can be used for AC-coupled deflections. Depending on the parameter INTMODE the value of this signal will be generated. The table below shows also the definition of this signal. Explanation of operation mode timing
time
Fields available in the internal field stores
An-1, Bn-1
Bn-1, An
An, Bn
Output fields
OPDEL lines
an
Phase 0
bn
Phase 1
cn
Phase 2/0
osc02
Input fields
An
Bn
dn
Phase 3/1
Static operation modes (only valid for ADOPMODE=0)
Input field A STOPMODE Scan rate conversion algorithm Output n field a phase 0 Output n field b phase 1 Input field B Output n field c phase 2/0 Output n field d phase 3/1 RMODE
0000 0001 0010 0011
0100
ABAB mode I interlaced AA*B*B mode I interlaced AABB mode I interlaced Micronas Soft mix I (motion adaptive mode interlaced) Multipicture mode I
Bn-1,
INTMODE(3)
An,
INTMODE(0)
Bn,
INTMODE(1)
An,
INTMODE(2)
0 0 0 0
(A*)n,
INTMODE(3)
An,
INTMODE(0)
Bn,
INTMODE(1)
(B*)n,
INTMODE(2)
An,
INTMODE(0)
An,
INTMODE(0)
Bn,
INTMODE(1)
Bn,
INTMODE(1)
Bn-1,or (A*)n,
INTMODE(3)
An,
INTMODE(0)
Bn,
INTMODE(1)
An,or (B*)n,
INTMODE(2)
An,
INTMODE(0)
An,
INTMODE(0)
An,
INTMODE(0)
An,
INTMODE(0)
0
Micronas
47
Preliminary Data Sheet
SDA 9400
Input field A STOPMODE Scan rate conversion algorithm Output n field a phase 0 Output n field b phase 1
Input field B Output n field c phase 2/0 Output n field d phase 3/1 RMODE
0101 0110 0111 1000 1001 1010 1011
Multipicture mode II AAAA mode BBBB mode ABAB mode II interlaced AA*B*B mode II interlaced AABB mode II interlaced Micronas Soft mix II (motion adaptive mode interlaced) Micronas Soft mix III (motion adaptive mode interlaced) not defined AB mode progressive AA* mode I progressive not defined Micronas soft mix (motion adaptive mode progressive) AA* mode II progressive B*B mode progressive Test Mode (motion adaptive mode interlaced, DL)
Bn-1,
INTMODE(1)
Bn-1,
INTMODE(1)
Bn,
INTMODE(1)
Bn,
INTMODE(1)
0 0 0 0 0 0 0
An,
INTMODE(0)
An,
INTMODE(0)
An,
INTMODE(0)
An,
INTMODE(0)
Bn-1,
INTMODE(0)
Bn-1,
INTMODE(0)
Bn,
INTMODE(0)
Bn,
INTMODE(0)
An,
INTMODE(0)
Bn-1,
INTMODE(1)
An,
INTMODE(2)
Bn,
INTMODE(3)
(B*)n-1,
INTMODE(2)
Bn-1,
INTMODE(1)
An,
INTMODE(0)
(A*)n,
INTMODE(3)
Bn-1,
INTMODE(1)
Bn-1,
INTMODE(1)
An,
INTMODE(0)
An,
INTMODE(0)
Bn-1,
INTMODE(1)
An,
INTMODE(0)
Bn,or (A*)n,
INTMODE(3)
An,or (B*)n,
INTMODE(2)
1100
An,
INTMODE(0)
Bn-1,or (A*)n,
INTMODE(3)
An,or (B*)n,
INTMODE(2)
Bn,
INTMODE(1)
0
11xx 0000, 0100, 0110 0001 0010 0011
0101 0111
1000
x x n Bn-1, (A ) (An A*n, ) x x (An Bn-1 orAnA*n ) (An A*n, ) (Bn-1 B*n-1, ) (An Bn-1 or An A*n ) 48
x (An Bn, ) (B*n Bn, ) x (An Bn orB*n Bn, ) (An A*n, ) (Bn B*n, ) (An Bn or B*n Bn )
x
0 1 1
x
1 1
1 1
1
Micronas
Preliminary Data Sheet
SDA 9400
Input field A STOPMODE Scan rate conversion algorithm Output n field a phase 0 Output n field b phase 1
Input field B Output n field c phase 2/0 Output n field d phase 3/1 RMODE
1xxx
not defined
x
x
x
x
1
For STOPMODE=0011 (Micronas soft mix I) the high performance motion detector is used to switch motion adaptive pixel by pixel between different algorithms. This scan rate conversion method results in a high performance line flicker reduction (see also Principles of scan rate conversion on page 55). The table below shows all possible display raster sequences for the different static operation modes and the lines per field value between two consecutive output V-Syncs. It is assumed, that in case of freerunning-mode LPFOP=156 and in the locked mode the number of lines of the incoming field is 312.5.
Display raster sequence for RMODE=1 (progressive)
Display raster sequence 1. to 2. 2. to 3. (1.)
625
625
Display raster sequence for RMODE=0 (interlaced)
Display raster sequence 1. to 2. 2. to 3. 3. to 4. 4. to 5.(1.)
(test mode only)
312 312.5 313 312.5 312 313 625,5
313 312.5 312 312.5 312.5 312.5 624,5
312 312.5 313 312.5 313 312 625,5
313 312.5 312 312.5 312.5 312.5 624,5
All static operation modes can be influenced by the IC bus parameters FIXSHR, MEDON, CSMOFF and PSMOFF. Some fields are raster interpolated. Two raster interpolation methods are implemented, which can be switched using the IC parameter MEDON.
Micronas
49
Preliminary Data Sheet
SDA 9400
Output write parameter: MEDON
MEDON Raster interpolation method
0 1
linear filter median filter
In addition a temporal mixing of the different fields can be switched on using the parameters FIXSHR, CSMOFF, PSMOFF. Temporal mixing may be used for better line flicker reduction performance.
Output write parameter: CSMOFF, PSMOFF, FIXSHR
CSMOFF PSMOFF FIXSHR
x 0 0
x 0 1
1 0 0
Fixed temporal mixing on, independent of motion detector for scan rate conversion Temporal mixing on for all static operation modes, depending on motion detection for scan rate conversion Temporal mixing on for all static operation modes, but only raster interpolated fields, depending on motion detection for scan rate conversion Temporal mixing on for all static operation modes, but only for not raster interpolated fields, depending on motion detection for scan rate conversion Temporal mixing off
1
0
0
1
1
0
The adaptive operation modes (ADOPMODE) define a dynamic switch between different static operation modes controlled by several internal signals. The start point of all modes is the actual chosen STOPMODE as described before. The tables below shows the different adaptive operation modes. The internal used control signals are GMOTION, MOVMO and MOVPH (see also Global motion, movie mode and phase detection on page 33). Furthermore the internal control signal VTSEQ exists. In case of parameter VCRMODE=1, VTSEQ is still zero. If VCRMODE=0, VTSEQ can be equal one (see also Input sync controller (ISC) on page 11). In this cases the scan rate conversion is forced to a simple field based scan rate conversion algorithm. All internal control signals GMOTION, MOVMO and MOVPH are also readable by the IC-bus interface.
Adaptive operation modes (RMODE = 0 (interlaced)):
Micronas
50
Preliminary Data Sheet
SDA 9400 ADOPMODE: off
ADOPMODE=000 MOVMO MOVPH GMOTION VTSEQ
no adaptive mode, operation defined by STOPMODE
x
x
x
x
ADOPMODE: Still picture mode
ADOPMODE=001 MOVMO MOVPH GMOTION VTSEQ
ABAB mode I interlaced STOPMODE AABB mode I interlaced
x x x
x x x
0 1 x
0 0 1
ADOPMODE: Field mixer mode I
ADOPMODE=010 MOVMO MOVPH GMOTION VTSEQ
STOPMODE AABB mode I interlaced AABB mode I interlaced
x x x
x x x
0 1 x
0 0 1
ADOPMODE: Field mixer mode II
ADOPMODE=011 MOVMO MOVPH GMOTION VTSEQ
STOPMODE AABB mode I interlaced AA*B*B mode I interlaced ADOPMODE: Movie mode I
ADOPMODE=100
x x x
x x x
0 1 x
0 0 1
MOVMO
MOVPH
GMOTION
VTSEQ
STOPMODE ABAB mode I interlaced ABAB mode II interlaced Micronas
0 1 1
x 0 1
x x x
0 0 0
51
Preliminary Data Sheet
SDA 9400
ADOPMODE=100
MOVMO
MOVPH
GMOTION
VTSEQ
AA*B*B mode I interlaced ADOPMODE: Movie mode II
ADOPMODE=101
x
x
x
1
MOVMO
MOVPH
GMOTION
VTSEQ
STOPMODE ABAB mode I interlaced ABAB mode II interlaced AABB mode I interlaced
0 1 1 x
x 0 1 x
x x x x
0 0 0 1
ADOPMODE: Field mixer mode I and movie mode
ADOPMODE=110 MOVMO MOVPH GMOTION VTSEQ
STOPMODE AABB mode I interlaced ABAB mode I interlaced ABAB mode II interlaced AABB mode I interlaced
0 0 1 1 x
x x 0 1 x
0 1 x x x
0 0 0 0 1
ADOPMODE: Field mixer mode II and movie mode
ADOPMODE=111 MOVMO MOVPH GMOTION VTSEQ
STOPMODE AABB mode I interlaced ABAB mode I interlaced ABAB mode II interlaced AA*B*B mode I interlaced
0 0 1 1 x
x x 0 1 x
0 1 x x x
0 0 0 0 1
Micronas
52
Preliminary Data Sheet
SDA 9400
Basic adaptive operation mode (RMODE = 1 (progressive)): ADOPMODE: off
ADOPMODE=000 MOVMO MOVPH GMOTION VTSEQ
no adaptive mode, operation defined by STOPMODE ADOPMODE: VCRMODE off
ADOPMODE=001
x
x
x
x
MOVMO
MOVPH
GMOTION
VTSEQ
STOPMODE AA* MODE I progressive
x x
x x
x x
0 1
Example for explanation of the adaptive operation modes: ADOPMODE=2: Field mixer mode I In this case the scan rate conversion algorithm is only controlled by the signal GMOTION. If GMOTION=0, the scan rate algorithm is defined by the parameter STOPMODE (e.g. Micronas field mixer algorithm). If GMOTION=1 the scan rate conversion algorithm is changed to the simple AABB mode I interlaced. The behaviour in this case is like the Micronas FIELD MIXER circuit SDA9270.
Recommended operation mode combinations
MO DE STOPMODE ADOP MODE CSMOFF PSMOFF MEDON FIXSHR Comment
1 2
0011 SoftMix I 0011 SoftMix I 0011 SoftMix I 1011 SoftMix II 1011 SoftMix II 1011 SoftMix II
000 010
1 1
1 1
0 0
0 0
3 4 5 6
110 000 010 110
1 0 0 0
1 0 0 0
0 0 0 0
0 0 0 0
corresponds to former SDA 9272 (VIP), Mode 1 plus global fall back mode AABB activated Mode 2 plus movie mode fall back ABAB activated corresponds to former SDA 9270 (FieldMixer) Mode 4 plus global fall back mode activated Mode 5 plus movie mode fall back ABAB activated
Micronas
53
Preliminary Data Sheet
SDA 9400
The STOPMODE parameter has in case of external synchronization a different meaning (EXSYN=1). The STOPMODE parameter defines, which input display raster the OSC block expects and which output pictures the SDA 9400 generates. In case of interlaced signals the field information is also necessary. The SDA 9400 will detect the information itself. If the VEXT signal has a rising edge in the first half of the line period a field A is detected, otherwise a field B. The SDA 9400 recognizes only the rising edge of the VEXT and the HEXT signal. Therefore the length of the external signals are not relevant. Field detection by external synchronization
HEXT
VEXT VEXT
FIELD A FIELD B
HVEXT
Static operation modes for external synchronization
STOPMODE Scan rate conversion algorithm Output field phase 0 Output field phase 1 RMODE
0000 0100 0101 0000
AB mode interlaced AA mode BB mode AB mode progressive
An An Bn ABn
Bn An Bn ABn
0 0 0 1
If STOPMODE=0, then the SDA 9400 expects an external interlaced signal with the raster sequence and the SDA 9400 generates an output picture sequence ABAB.
Output write parameter
Parameter Subaddress Description
INTMODE STOPMODE ADOPMODE MEDON FIXSHR CSMOFF PSMOFF
13h, 14h 12h 12h 17h 17h 19h 19h
Free programmable INTERLACED signal for AC-coupled deflection stages Static operation modes Adaptive operation modes Raster interpolation filter method Fixed temporal mixing Temporal mixing Temporal mixing
Micronas
54
Preliminary Data Sheet
SDA 9400
6.5.4 Principles of scan rate conversion
The scan rate conversion algorithm concept is based on the assumption that the video input signal can be in camera mode (two consecutive fields belong not to the same motion phase) or movie mode (means two consecutive fields belong to the same motion phase). The camera mode material can be further separated. The separation is based on the motion range of the picture content, which is displayed. For the different source materials optimised scan rate conversion methods exist. Movie mode material should be displayed in ABAB or BABA mode depending on the movie mode phase. For camera mode material the optimised scan rate conversion method depends on the picture content. That means for still areas the ABAB scan rate conversion method is optimal (best line flicker reduction) and for moving areas or objects AABB scan rate conversion method is well suited. Normally camera material can contain both types of areas or objects. That's why a high performance 3-D motion detector is included, which analyzes the picture content and assigns each pixel to a still or moving area (object). Depending on the assignment of the 3-D motion detector different optimised scan rate conversion methods will be used. Due to the fact that the switch between these methods is soft, the algorithm is called Soft Switch. Depending on the motion range, which can be individually defined by the thresholds of the global motion detector block, the Soft Mix method may be switched to the scan rate conversion method AABB. This display method is best for camera mode material, if the motion range is as high that line flickering is not visible any more. The figure below shows the algorithm concept in more detail. The global motion detector can be used to separate the whole motion range in two areas. The separation point depends on the parameter setting and can be changed individually. If the motion range exceeds the separation point, the AABB method is applied. Otherwise the e.g. Soft Mix method is used as the scan rate conversion method. In case of movie mode ABAB or BABA is applied. The switching is automatically done if one of the adaptive modes (IC bus parameter ADOPMODE) is used.
Micronas
55
Preliminary Data Sheet
SDA 9400
Principles of scan rate conversion
GMOTION = 0 (still) MOVMO = 0 (camera) MOVPH = X GMOTION = 1 (motion) MOVMO = 0 (camera) MOVPH = X
exoalgo field based switch GMOTION = X MOVMO = 1 (movie) MOVPH = X ABAB (0000) or BABA (1000) pixel based switch A'B'A"B" Motion range AABB Threshold defined by Global Motion Detector
STOPMODE e.g. Soft Mix II (1011)
AABB (0010)
ABAB (0000)
Soft Mix
Micronas
56
Preliminary Data Sheet
SDA 9400
6.5.5 Window generator
The figures below show the functionality of the horizontal and/or vertical window function. The actual TV display can be overwritten with a constant value (defined by YBORDER, UBORDER, VBORDER), which is called "closing" or the constant value can be overwritten with the actual TV signal, which is called "opening". For the generation some parameters exist, which will be explained in more detail afterwards. Examples for window feature
The feature can be enabled by the parameter WINDHON/WINDVON. The parameter WINDHST/ WINDVST defines the status of the window (opened or closed). Closed means, that only a constant value is displayed, opened means, that the full TV is displayed. The parameter WINDHDR/ WINDVDR defines, what can be done with the window (open the window, close the window).
Output write parameter: WINDHST/WINDVST and WINDHDR/WINDVDR
WINDHST/ WINDVST Description WINDHDR/ WINDVDR Description
0 0 1 1
Window is closed Window is closed Window is opened Window is opened
0 1 0 1
open the window window remains closed window remains open close the window
With each enabling of the window function by the WINDHON/WINDVON parameter, the status of the window will be as defined by the table above, that means the WINDHST/WINDVST parameter is only once interpreted after enabling the window function. To change afterwards the status from "window is close" to "window is open" or vice versa only the WINDHDR/WINDVDR has to be
Micronas
57
Preliminary Data Sheet
WINDOW
SDA 9400
toggled. If for example the status WINDHST/WINDVST=0 and the WINDHDR/WINDVDR=0 the window is closed and will be open after enabling the feature by setting the parameter WINDHON/ WINDVON=1. To close the window only the parameter WINDHDR/WINDVDR has to be set to 1. Again to open the window WINDHDR/WINDVDR has to be set to 0. For example: After switching on the TV set, the customer should see the window closed and afterwards the window should be opened. Therefore the WINDHST/WINDVST has to be set to "0", the WINDHDR/ WINDVDR has to be set to "1" and the WINDHON/WINDVON has to be set to "1". So the customer will see first a screen with a colour defined by the IC parameters YBORDER, UBORDER and VBORDER. Then the WINDHDR/WINDVDR has to be set to "0", that means the window will be open and the customer will see the chosen TV channel. The speed of closing or opening the window can be defined by the parameter WINDHSP/ WINDVSP. The tables below explain the using of these parameters.
Output write parameter: WINDHSP
time to close/ open (e.g. 720 active pixel, 10ms per output field)
windhsp
freerun mode
locked mode
00 01 10 11
pplop/256 pplop/128 pplop/64 pplop/32
distance/512 distance/256 distance/128 distance/64
~4s ~2s ~1s ~0.5s
Distance: Number of pixels in system clocks X1/CLK2 between two output H-Syncs time to close = time(field) * number of active pixels / (distance/512) e.g. time to close = 10 ms * 720 / (864/512) = 4,26 s time to close = time(field) * number of active pixels / (pplop/128)
Output write parameter: WINDVSP
time to close/ open (e.g. 576 active lines, 10ms per output field)
windvsp
freerun mode
locked mode
00 01 10 11 Micronas
lpfop/128 lpfop/64 lpfop/32 lpfop/16 58
lpfip/256 lpfip/128 lpfip/64 lpfip/32
~5s ~2s ~1s ~0.5s Preliminary Data Sheet
SDA 9400
LPFIP: Lines per field of the input signal - amount of lines between two input V-Syncs time to close = time(field(interlaced)/frame(progressive)) * number of active lines / (lpfip/256) e.g. time to close = 10 ms * 576 / (312/256) = 4.7 s time to close = time(field) * number of active lines / (lpfop/128) Output write parameter
Parameter Subaddress Description
WINDVON 1: on 0: off WINDVDR 1: close window 0: open window WINDVST 1: window is opened 0: window is closed WINDVSP WINDHON 1: on 0: off WINDHDR 1: close window 0: open window WINDHST 1: window is opened 0: window is closed WINDHSP FLASHON 1: on 0: off
15h
Vertical window feature on or off
15h
Direction of the vertical window feature
15h
Status of the vertical window feature after enabling the window feature Speed of the vertical window feature Horizontal window feature on or off
15h 16h
16h
Direction of the horizontal window feature
16h
Status of the horizontal window feature after enabling the window feature Speed of the horizontal window feature Flash of the TV signal (after each output V-Sync the TV signal or the constant background value defined by YBORDER, UBORDER, VBORDER is displayed)
16h 17h
6.6
Output format conversion (OFC)
Output signals
Signals Pin number Description
YOUT0...7 UVOUT0...7
7, 6, 5, 4, 3, 1, 64, 63 17, 16, 15, 14, 13, 12, 11, 10
luminance output chrominance output
The SDA 9400 supports at the output side only the sample frequency relations of Y : (B-Y) : (R-Y):
Micronas
59
Preliminary Data Sheet
SDA 9400
4:2:2. The representation of the samples of the chrominance signal is programmable as positive dual code (unsigned, parameter TWOOUT=0) or two's complement code (TWOOUT=1, see also IC bus format on page 64, IC bus parameter 17h). Output data format Data Pin YOUT7 YOUT6 YOUT5 YOUT4 YOUT3 YOUT2 YOUT1 YOUT0 UVOUT7 UVOUT6 UVOUT5 UVOUT4 UVOUT3 UVOUT2 UVOUT1 UVOUT0 4:2:2 Parallel Y07 Y06 Y05 Y04 Y03 Y02 Y01 Y00 U07 U06 U05 U04 U03 U02 U01 U00 Y17 Y16 Y15 Y14 Y13 Y12 Y11 Y10 V07 V06 V05 V04 V03 V02 V01 V00
X ab: X: signal component a: sample number b: bit number
6.7
High data rate processing (HDR)
The output signal can be vertically expanded. The expansion as well as the different scan rate conversion algorithms are processed in the HDR block. For the vertical expansion line memories are used. If the operation frequency X1/CLK2 is higher than 27 MHz plus 10%, the line memories will not work correctly any more. In this case only simple processing will be possible. Simple processing means, that the vertical expansion must be disabled. To force simple processing the parameter FREQR is used. Furthermore all static operation modes are disabled, which needs the interpolation into another raster position like Micronas soft mix mode.
Output write parameter: FREQR
FREQR X1/CLK2 Vertical expansion
0
<= 27 MHZ + 10%
depends on VERINT
Micronas
60
Preliminary Data Sheet
SDA 9400
FREQR
X1/CLK2
Vertical expansion
1
> 27 MHZ + 10%
off
The table below defines the internal expansion factor ZOOM depending on the RMODE, FREQR and VERINT parameter. Output write parameter: VERINT
FREQR VERINT RMODE ZOOM
0 0 1 1
IC-bus parameter IC-bus parameter x x
0 1 0 1
2*(VERINT+1) (VERINT+1) 128 64
The reachable expansion factors are listed in the table below in case of VDECON=0 and VDECON=2 (vertical compression of the input signal with factor 1.0 and 1.5).
Examples of reachable expansion factors
100/120 Hz interlaced RMODE=0 CONV=0 VERINT
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 128 126 124 122 120 118 116 114 112 110 108 106 104 102 100 98 96
50/60 Hz progressive RMODE=1 CONV=0 ZOOM
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48
real vertical expansion factor VDECON=0
1.00 1.02 1.03 1.05 1.07 1.08 1.10 1.12 1.14 1.16 1.19 1.21 1.23 1.25 1.28 1.31 1.33
real vertical expansion factor VDECON=2
0.75 0.76 0.77 0.79 0.80 0.81 0.83 0.84 0.86 0.87 0.89 0.91 0.92 0.94 0.96 0.98 1.00
ZOOM
Micronas
61
Preliminary Data Sheet
SDA 9400
100/120 Hz interlaced RMODE=0 CONV=0 VERINT
46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 94 92 90 88 86 84 82 80 78 76 74 72 70 68 66 64 62 60 58 56 54 52 50 48 46 44 42 40 38 36 34 32 30 28 26 24 22 20 18 16 14 12 10 8
50/60 Hz progressive RMODE=1 CONV=0 ZOOM
47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4
real vertical expansion factor VDECON=0
1.36 1.39 1.42 1.45 1.49 1.52 1.56 1.60 1.64 1.68 1.73 1.78 1.83 1.88 1.94 2.00 2.06 2.13 2.21 2.29 2.37 2.46 2.56 2.67 2.78 2.91 3.05 3.20 3.37 3.56 3.76 4.00 4.27 4.57 4.92 5.33 5.82 6.40 7.11 8.00 9.14 10.67 12.80 16.00
real vertical expansion factor VDECON=2
1.02 1.04 1.07 1.09 1.12 1.14 1.17 1.20 1.23 1.26 1.30 1.33 1.37 1.41 1.45 1.50 1.55 1.60 1.66 1.71 1.78 1.85 1.92 2.00 2.09 2.18 2.29 2.40 2.53 2.67 2.82 3.00 3.20 3.43 3.69 4.00 4.36 4.80 5.33 6.00 6.86 8.00 9.60 12.00
ZOOM
Micronas
62
Preliminary Data Sheet
SDA 9400
100/120 Hz interlaced RMODE=0 CONV=0 VERINT
2 1 0 6 4 2
50/60 Hz progressive RMODE=1 CONV=0 ZOOM
3 2 1
real vertical expansion factor VDECON=0
21.33 32.00 64.00
real vertical expansion factor VDECON=2
16.00 24.00 48.00
ZOOM
The parameter VPAN can be used to select the start line of the expansion. To expand the upper part of the incoming signal with the factor 2.0, VPAN should be set to zero. To expand the lower part, VPAN should be equal to 144. That means in case of VPAN=0 the first used line is line 1 and in case of VPAN=144 the first used line is line 144. Dependent on the parameter VERINT a certain number of input lines of the input field is required. Therefore not all VPAN values are allowed. The formula below can be used to calculate the maximum allowed VPAN value depending on the chosen VERINT value. Calculation of maximum VPAN value
VPANmax =
VERINT + 1 2 ALPFOP ae 1 - ----------------------------------- o e 64
Floor symbol means: take only integer part of x
x Output write parameter
Parameter Subaddress Description
VERINT VPAN FREQR
13h 1Ah 1Bh
Vertical expansion factor Vertical adjustment of the output picture Frequency range select
Micronas
63
Preliminary Data Sheet
SDA 9400
6.8 6.8.1
IC bus IC bus slave address
Write Adress: BCh 10111100 Read Adress: BDh 10111101 6.8.2 IC bus format
The SDA 9400 IC bus interface acts as a slave receiver and a slave transmitter and provides two different access modes (write, read). All modes run with a subaddress auto increment. The interface supports the normal 100 kHz transmission speed as well as the high speed 400 kHz transmission. write:
S1 0 1 1 1 1 0 0 A
S: Start condition A: Acknowledge P: Stop condition NA: Not Acknowledge read:
Subaddress
A
Data Byte
A
*****
A
P
S1 0 1 1 1 1 0 0 A Data Byte NA P
Subaddress
AS1 0 1 1 1 1 0 1 A
Data Byte
A
The transmitted data are internally stored in registers. The master has to write a don't care byte to the subaddress FFh (store command) to make the register values available for the SDA 9400. To have a defined time step, where the data will be available, the data are made valid with the incoming V-sync VIN or with the next OPSTART pulse, which is an internal signal and indicates the start of a new output cycle. The subaddresses, where the data are made valid with the VIN signal are indicated in the overview of the subaddresses with VI", where the data are made valid with the OPSTART are indicated with OS". The IC parameter VISTATUS and OSSTATUS (subaddress 33h) reflect the state of the register values. If these bits are read as '0', then the store command was sent, but the data aren't made available yet. If these bits are '1' then the data were made valid and a new write or read cycle can start. The bits VISTATUS and OSSTATUS may be checked before writing or reading new data, otherwise data can be lost by overwriting. Furthermore the bits NMSTATUS (status of noise measurement: NOISEME) and MDSTATUS (status of motion detection parameters: GMOTION, MOVMO, MOVPH, TVMODE) exist. NMSTATUS signalizes a new value for NOISEME. So if NMSTATUS is read as '0' the current noise measurement has not been finalized. If the NMSTATUS is read as '1' a new noise measurement
Micronas
64
Preliminary Data Sheet
SDA 9400
value can be read. MDSTATUS signalizes at least a change of one of the parameters: GMOTION, MOVMO, MOVPH, TVMODE. So if MDSTATUS is read as '0' none of the parameters has changed its value. If the MDSTATUS is read as '1' at least one of the parameters has changed its value. After switching on the IC, all bits of the SDA 9400 are set to defined states. Particularly :
Subaddress Default value R/W Take over Subaddress Default value R/W Take over
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19 1A
11h 00h 50h 90h 00h B4h AAh 00h 00h 00h 00h 16h 90h 9Ch 00h 04h B4h B0h D8h 3Fh 00h 00h 04h 14h 88h 0Ch 00h
W W W W W W W W W W W W W W W W W W W W W W W W W W W
VI VI VI VI VI VI VI VI VI VI VI OS OS OS OS OS OS OS OS OS OS OS OS OS OS OS OS
1B 1C 1D 1E 1F 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34...FE FF
00h 01h 0Bh FFh 00h FFh 02h 02h 88h 86h ECh 84h 18h 22h 31h 09h C9h 42h 14h 64h 38h 90 50
W W W W W W W W W W W W W W W W W W W W W W W R R W
VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI
not used
R/W: R - Read register; W - Write Register; R/W - Read and Write Register; Take over: VI - take over with VIN; OS- take over with OPSTART Reading the "Read only" register 32h must be followed by reading the "Read only" register 33h.
Micronas
65
Preliminary Data Sheet
SDA 9400
6.8.3 IC bus commands
Subadd. (Hex.) 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 Data Byte D7
FORMAT1 ISC/IFC VINDEL5 ISC NALIP5 ISC ALPFIP7 ISC NAPIPDL7 ISC APPLIP5 ISC OPDEL7 ISC
D6
FORMAT0 ISC/IFC VINDEL4 ISC NALIP4 ISC ALPFIP6 ISC NAPIPDL6 ISC APPLIP4 ISC OPDEL6 ISC
D5
FIEINV ISC VINDEL3 ISC NALIP3 ISC ALPFIP5 ISC NAPIPDL5 ISC APPLIP3 ISC OPDEL5 ISC
D4
VCRMODE ISC VINDEL2 ISC NALIP2 ISC ALPFIP4 ISC NAPIPDL4 ISC APPLIP2 ISC OPDEL4 ISC
D3
PIMODE ISC VINDEL1 ISC NALIP1 ISC ALPFIP3 ISC NAPIPDL3 ISC APPLIP1 ISC OPDEL3 ISC
D2
NAPIPPH1 ISC VINDEL0 ISC NALIP0 ISC ALPFIP2 ISC NAPIPDL2 ISC APPLIP0 ISC OPDEL2 ISC
D1
NAPIPPH0 ISC VINPOL ISC PLL1OFF PLL1 ALPFIP1 ISC NAPIPDL1 ISC x OPDEL1 ISC
D0
TWOIN ISC/IFC HINPOL ISC REFRESH MC ALPFIP0 ISC NAPIPDL0 ISC x OPDEL0 ISC
VERWIDTH7 VERWIDTH6 VERWIDTH5 VERWIDT4 VERWIDTH3 VERWIDTH2 VERWIDTH1 VERWIDTH0 ISC ISC ISC ISC ISC ISC ISC ISC VERPOS7 ISC VERPOS6 ISC VERPOS5 ISC VERPOS4 ISC VERPOS3 ISC VERPOS2 ISC VERPOS1 ISC PLL1RA1 PLL1 PLL1RA3 PLL1 NALOP1 OSC ALPFOP1 OSC LPFOP1 OSC NAPOP1 OSC HOUTDEL1 OSC CAPP1 OSC PPLOP1 OSC VERPOS0 ISC PLL1RA0 PLL1 PLL1RA2 PLL1 NALOP0 OSC ALPFOP0 OSC LPFOP0 OSC NAPOP0 OSC HOUTDEL0 OSC CAPP0 OSC PPLOP0 OSC
HORWIDTH5 HORWIDTH4 HORWIDTH3 HORWIDTH2 HORWIDTH1 HORWIDT0 ISC ISC ISC ISC ISC ISC HORPOS5 ISC NALOP7 OSC ALPFOP7 OSC LPFOP7 OSC NAPOP7 OSC HOUTDEL7 OSC APPLOP5 OSC PPLOP7 OSC PPLOP8 OSC INTMODE3 OSC INTMODE1 OSC WINDVON OSC HORPOS4 ISC NALOP6 OSC ALPFOP6 OSC LPFOP6 OSC NAPOP6 OSC HOUTDEL6 OSC APPLOP4 OSC PPLOP6 OSC HORPOS3 ISC NALOP5 OSC ALPFOP5 OSC LPFOP5 OSC NAPOP5 OSC HOUTDEL5 OSC APPLOP3 OSC PPLOP5 OSC HORPOS2 ISC NALOP4 OSC ALPFOP4 OSC LPFOP4 OSC NAPOP4 OSC HOUTDEL4 OSC APPLOP2 OSC PPLOP4 OSC HORPOS1 ISC NALOP3 OSC ALPFOP3 OSC LPFOP3 OSC NAPOP3 OSC HOUTDEL3 OSC APPLOP1 OSC PPLOP3 OSC HORPOS0 ISC NALOP2 OSC ALPFOP2 OSC LPFOP2 OSC NAPOP2 OSC HOUTDEL2 OSC APPLOP0 OSC PPLOP2 OSC
STOPMODE3 STOPMODE2 STOPMODE1 STOPMODE0 ADOPMOD2 ADOPMOD1 ADOPMOD0 OSC OSC OSC OSC OSC OSC OSC INTMODE2 OSC INTMODE0 OSC WINDVDR OSC VERINT5 OSC EXSYN OSC WINDVST OSC VERINT4 OSC RMODE OSC WINDVSP1 OSC VERINT3 OSC VOUTFR OSC WINDVSP0 OSC VERINT2 OSC HOUTFR OSC CONV2 OSC VERINT1 OSC VOUTPOL OSC CONV1 OSC VERINT0 OSC HOUTPOL OSC CONV0 OSC
Micronas
66
Preliminary Data Sheet
SDA 9400
16 17 18 19 1A 1B 1C 1D 1E 1F 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E
WINDHON OSC
WINDHDR OSC
WINDHST OSC
WINDHSP1 OSC
WINDHSP0 CLKOUTON OSC PLL2 FLASHON OFC TWOOUT OFC
PLL2OFF PLL2 FIXSHR HDR
x MEDON HDR
YBORDER3 YBORDER2 YBORDER1 YBORDER0 OFC/LDR OFC/LDR OFC/LDR OFC/LDR
UBORDER3 UBORDER2 UBORDER1 UBORDER0 VBORDER3 VBORDER2 VBORDER1 VBORDER0 OFC/LDR OFC/LDR OFC/LDR OFC/LDR OFC/LDR OFC/LDR OFC/LDR OFC/LDR PLL2RA3 PLL2 VPAN7 MC MULTIPIC1 LDR/ISC VDECON2 LDR NRON LDR/MC TNRCLY3 LDR TNRKOY3 LDR TNRVAY3 LDR TNRHOY5 LDR TNRHOC5 LDR GMTHU6 LDR GMTHL6 LDR GMAS4 LDR GMAM4 LDR MMTHL6 LDR NMLINE4 LDR THLI25 LDR THLI12 LDR THFI33 LDR THFI20 LDR THFI01 LDR THFR23 LDR PLL2RA2 PLL2 VPAN6 MC MULTIPIC0 LDR/ISC VDECON1 LDR SNRON LDR TNRCLY2 LDR TNRKOY2 LDR TNRVAY2 LDR TNRHOY4 LDR TNRHOC4 LDR GMTHU5 LDR GMTHL5 LDR GMAS3 LDR GMAM3 LDR MMTHL5 LDR NMLINE3 LDR THLI24 LDR THLI11 LDR THFI32 LDR THFI14 LDR THFI00 LDR THFR22 LDR PLL2RA1 PLL2 VPAN5 MC PICPOS3 LDR/MC VDECON0 LDR VCSNRON LDR TNRCLY1 LDR TNRKOY1 LDR TNRVAY1 LDR TNRHOY3 LDR TNRHOC3 LDR GMTHU4 LDR GMTHL4 LDR GMAS2 LDR GMAM2 LDR MMTHL4 LDR NMLINE2 LDR THLI23 LDR THLI10 LDR THFI31 LDR THFI13 LDR THFR34 LDR THFR21 LDR PLL2RA0 PLL2 VPAN4 MC PICPOS2 LDR/MC HDECON1 LDR/ISC HCSNRON LDR TNRCLY0 LDR TNRKOY0 LDR TNRVAY0 LDR TNRHOY2 LDR TNRHOC2 LDR GMTHU3 LDR GMTHL3 LDR GMAS1 LDR GMAM1 LDR MMTHL3 LDR NMLINE1 LDR THLI22 LDR THLI03 LDR THFI30 LDR THFI12 LDR THFR33 LDR THFR20 LDR CLK21EN PLL2 VPAN3 MC PICPOS1 LDR/MC HDECON0 LDR/ISC DTNRON LDR TNRCLC3 LDR TNRKOC3 LDR TNRVAC3 LDR TNRHOY1 LDR TNRHOC1 LDR GMTHU2 LDR GMTHL2 LDR GMAS0 LDR GMAM0 LDR MMTHL2 LDR NMLINE0 LDR THLI21 LDR THLI02 LDR THFI24 LDR THFI11 LDR THFR32 LDR THFR13 LDR CLK11EN PLL2 VPAN2 MC PICPOS0 LDR/MC AMMON1 LDR MOVPHINV LDR TNRCLC2 LDR TNRKOC2 LDR TNRVAC2 LDR TNRHOY0 LDR TNRHOC0 LDR GMTHU1 LDR GMTHL1 LDR MMTC3 LDR MMTC1 LDR MMTHL1 LDR SVALLI1 LDR THLI20 LDR THLI01 LDR THFI23 LDR THFI10 LDR THFR31 LDR THFR12 LDR CSMOFF HDR VPAN1 MC FREEZE MC AMMON0 LDR TNRSEL LDR TNRCLC1 LDR TNRKOC1 LDR TNRVAC1 LDR TNRFIY LDR TNRFIC LDR GMTHU0 LDR GMTHL0 LDR MMTC2 LDR MMTC0 LDR MMTHL0 LDR SVALLI0 LDR THLI14 LDR THLI00 LDR THFI22 LDR THFI03 LDR THFR30 LDR THFR11 LDR PSMOFF HDR VPAN0 MC FREQR MC/OSC/HD FRAFION LDR NMALG LDR TNRCLC0 LDR TNRKOC0 LDR TNRVAC0 LDR HPE1OFF LDR VLEROFF LDR HPS1OFF LDR HPE2OFF LDR HPEXOFF LDR VLEXOFF LDR x x THLI13 LDR THFI34 LDR THFI21 LDR THFI02 LDR THFR24 LDR THFR10 LDR
Micronas
67
Preliminary Data Sheet
SDA 9400
2F 30 31 32 33 FF
THFR03 LDR THYON SWGM1 NOISME4 LDR GMOTION LDR x
THFR02 LDR RESMOV SWGM0 NOISME3 LDR MOVMO LDR x
THFR01 LDR THRMOV4 LDR THRGM4 LDR NOISEME2 LDR MOVPH LDR x
THFR00 LDR THRMOV3 LDR THRGM3 LDR NOISEME1 LDR TVMODE LDR x
SVALFI1 LDR THRMOV2 LDR THRGM2 LDR NOISEME0 LDR VISTATUS x
SVALFI0 LDR THRMOV1 LDR THRGM1 LDR VERSION2
SVALFR1 LDR THRMOV0 LDR THRGM0 LDR VERSION1
SVALFR0 LDR x x VERSION0
OSSTATUS MDSTATUS NMSTATUS x x x
x = don't care ISC - Input sync controller block IFC - Input format conversion block OSC - Output sync controller block OFC - Output format conversion block LDR - Low data rate block HDR - High data rate block MC - Memory controller PLL1 - Clock doubling block 1 PLL2 - Clock doubling block 2
Micronas
68
Preliminary Data Sheet
SDA 9400
6.8.4 Detailed description
Default values are underlined.
Subaddress 00 Bit Name Function Input format: 11: full CCIR 656 10: CCIR 656 only data, H- and V-sync according CCIR656 01: CCIR 656 only data, H- and V-sync according PAL/NTSC 00: 4:2:2 Field polarity inversion: 1: Field A=1, Field B=0 0: Field A=0, Field B=1 Input filtering of the incoming field signal: 1: on 0: off Picture insert mode (see VERWIDTH, VERPOS, HORWIDTH, HORPOS): 1: on 0: off Number of not active pixels from external HIN to the input data in system clocks of CLK1: Number(HIN to input data) = (NAPIPDL*4+NAPIPPH+8) [NAPIPPH = 0] Chrominance input format: 1: 2's complement input (-128...127) 0: unsigned input (0...255) inside the SDA 9400 the data are always processed as unsigned data
D7...D6
FORMAT
D5
FIEINV
D4
VCRMODE
D3
PIMODE NAPIPPH (LSBs of NAPLIP) TWOIN
D2...D1
D0
Subaddress 01 Bit D7...D2 D1 Name VINDEL VINPOL Function VIN input delay: Delay(VIN to internal V-sync) = (128 * VINDEL + 1)*Tclk1 [VINDEL = 0] VIN polarity: 1: low active 0: high active HIN polarity: 1: low active 0: high active
D0
HINPOL
Micronas
69
Preliminary Data Sheet
SDA 9400
Subaddress 02 Bit D7...D2 D1 Name NALIP PLL1OFF Function Number of not active lines per field in the input data stream: Not active lines = NALIP+3 [NALIP= 20] PLL1 switch: 1: off 0: on Internal refresh: 1: on 0: off
D0
REFRESH
Subaddress 03 Bit D7...D0 Name ALPFIP Function Number of active lines per field in the input data stream: Active lines = ALPFIP * 2 [ALPFIP=144]
Subaddress 04 Bit D7...D0 Name NAPIPDL (MSBs of NAPLIP) Function Number of not active pixels from HIN to the input data in system clocks of CLK1: Number(HIN to input data) = (4 * NAPIPDL + NAPIPPH + 8) [NAPIPDL= 0]
Subaddress 05 Bit Name Function Number of active pixels per line in the input data stream in system clocks of CLK1: Active pixels = APPLIP*32 [APPLIP = 45] Inside the SDA 9400 the number of active pixels per line is APPL*32, with APPL = APPLIP, MULITPIC = 0 and HDECON = 0 (APPLIP + 1)/2, MULTIPIC = 0 and HDECON = 1 (APPLIP + 3)/4, MULTIPIC = 0 and HDECON = 2 45, MULTIPIC > 0 x
D7...D2
APPLIP
D1...D0
x
Micronas
70
Preliminary Data Sheet
SDA 9400
Subaddress 06 Bit D7...D0 Name OPDEL Function Output processing delay (in number of lines): Delay(VIN to VOUT) = (OPDEL + 1) * Tline [OPDEL = 170]
Subaddress 07 Bit D7...D0 Name VERWIDTH Function Vertical width of inserted picture in input lines: Vertical width = (2 * VERWIDTH) [VERWIDTH = 0]
Subaddress 08 Bit D7...D0 Name VERPOS Function Vertical position of inserted picture in input lines: Vertical position = (2 * VERPOS) + NALIP + 3 [VERPOS = 0]
Subaddress 09 Bit D7...D2 D1...D0 Name HORWIDTH PLL1RA(1...0) Function Horizontal width of inserted picture in system clocks of CLK1: Horizontal width = (32 * HORWIDTH) [HORWIDTH = 0] PLL1 range, only for test purposes [PPL1RA=0]
Subaddress 0A Bit D7...D2 D1...D0 Name HORPOS PLL1RA(3...2) Function Horizontal position of inserted picture in system clocks of CLK1: Horizontal position = (32 * HORPOS) + (4 * NAPIPDL + NAPIPPH + 8) [HORPOS = 0] PLL1 range, only for test purposes [PPL1RA=0]
Micronas
71
Preliminary Data Sheet
SDA 9400
Subaddress 0B Bit D7...D0 Name NALOP Function Number of not active lines per frame in the output data stream: Not active lines = 2 * (NALOP + 1) [NALOP= 22]
Subaddress 0C Bit D7...D0 Name ALPFOP Function Number of active lines per output frame: Active lines = 4 * ALPFOP [ALPFOP= 144]
Subaddress 0D Bit D7...D0 Name LPFOP Function Number of lines per output frame (only valid for VOUTFR=1): Number of lines = 4 * LPFOP + 1 [LPFOP = 156]
Subaddress 0E Bit D7...D0 Name NAPOP Function Number of not active pixels (coloured border values) from external HREF to the first active pixel of the output data stream in system clocks of X1/ CLK2: Distance(HREF to output data) = (4 * NAPOP) [NAPOP = 0]
Subaddress 0F Bit D7...D0 Name HOUTDEL Function HOUT delay: Delay(HOUT to HREF) = (4 * (HOUTDEL + 1) + 36) *Tx1/clk2 [HOUTDEL = 4]
Micronas
72
Preliminary Data Sheet
SDA 9400
Subaddress 10 Bit D7...D2 Name APPLOP Function Number of active pixels per line (including coloured border values and data) in the output data stream in system clocks of X1/CLK2 (length of HREF): Active pixels = 16 * APPLOP [APPLOP = 45] Reduces the active pixels per line (APPL) at the output side: Active pixels per line at the output side in system clocks of X1/CLK2 = 16 * APPL - 2 * k k= 24: CAPP = 11 16: CAPP = 10 8: CAPP = 01 0: CAPP = 00
D1...D0
CAPP
Subaddress 11 Bit D7...D0 Name PPLOP(7...0) Function Number of pixels between two output H-syncs HOUT (only valid for HOUTFR=1) in system clocks of X1/CLK2 (Bit 7 to 0): Number of pixels = 2 * PPLOP [PPLOP = 432]
Subaddress 12 Bit D7 Name PPLOP(8) Function Number of pixels between two output H-syncs HOUT (only valid for HOUTFR=1) in system clocks of X1/CLK2 (Bit 8): Number of pixels = 2 * PPLOP [PPLOP = 432] Static operation modes (see also Operation 46): 1011: Soft Mix II (interlaced)
mode generator on page
D6...D3
STOPMODE
D2...D0
ADOPMODE
Dynamic operation modes (see also Operation mode generator on page 46): 000: no adaptive operation mode: operation mode defined by STOPMODE
Micronas
73
Preliminary Data Sheet
SDA 9400
Subaddress 13 Bit D7...D6 Name INTMODE(3...2) Function Free programmable INTERLACED signal for AC coupled deflection stages (Bit 3 and Bit 2) [INTMODE3...2 = 0] Vertical expansion factor (see also High on page 60): 63: no vertical expansion : 47: vertical expansion with factor 1.5 : 31: vertical expansion with factor 2 :
data rate processing (HDR)
D5...D0
VERINT
Subaddress 14 Bit D7...D6 D5 Name INTMODE(1...0) EXSYN Function Free programmable INTERLACED signal for AC coupled deflection stages (Bit 1 and Bit 0) [INTMODE1...0 = 0] External synchronization (only valid for HOUTFR=0 and VOUTFR=0): 1: on 0: off Raster mode: 1: progressive 0: interlaced VOUT generator: 1: freerunning mode 0: locked mode HOUT generator 1: freerunning mode 0: locked mode VOUT (EXSYN=0), VEXT (EXSYN=1) polarity: 1: low active 0: high active HOUT (EXSYN=0), HEXT (EXSYN=1) polarity: 1: low active 0: high active
D4
RMODE
D3
VOUTFR
D2
HOUTFR
D1
VOUTPOL
D0
HOUTPOL
Micronas
74
Preliminary Data Sheet
SDA 9400
Subaddress 15 Bit D7 D6 D5 Name WINDVON WINDVDR WINDVST Vertical window: 1: on 0: off 1: close the vertical window 0: open the vertical window Status of vertical window after entering vertical window mode: 1: window is opened 0: window is closed Speed of vertical window (see also Window 11: very fast 10: fast 01: medium 00: slow Function
generator on page 57):
D4...D3
WINDVSP
D2...D0
CONV
Defines scan rate conversion mode (only valid for VOUTFR=0, see also VOUT generator on page 44): 000: 100/120 interlaced (RMODE=0), 50/60 Hz progressive (RDMODE=1)
Subaddress 16 Bit D7 D6 D5 Name WINDHON WINDHDR WINDHST Horizontal window: 1: on 0: off 1: close the horizontal window 0: open the horizontal window Status of horizontal window after entering horizontal window mode: 1: window is opened 0: window is closed Speed of horizontal window (see also Window generator on page 57): 11: very fast 10: fast 01: medium 00: slow Output of system clock CLKOUT: 1: enabled 0: disabled PLL2 switch: 1: off 0: on x Function
D4...D3
WINDHSP
D2
CLKOUTON
D1 D0
PLL2OFF x
Micronas
75
Preliminary Data Sheet
SDA 9400
Subaddress 17 Bit D7...D4 D3 Name YBORDER FLASHON Function Y border value (Yborder(3) Yborder(2) Yborder(1) Yborder(0) 0 0 0 0 = 00010000 = 16), YBORDER defines the 4 MSB's of a 8 bit value Flash of output picture: 1: on 0: off Chrominance output format: 1: 2's complement input (-128...127) 0: unsigned input (0...255) inside the SDA 9400 the data are always processed as unsigned data Fixed temporal filtering on: 1: on 0: off Used filter type for raster interpolation: 1: Median 0: Linear
D2
TWOOUT
D1
FIXSHR
D0
MEDON
Subaddress 18 Bit D7...D4 D3...D0 Name UBORDER VBORDER Function U border value (Uborder(3) Uborder(2) Uborder(1) Uborder(0) 0 0 0 0 = 10000000 = 128), UBORDER defines the 4 MSB's of a 8 bit value V border value (Vborder(3) Vborder(2) Vborder(1) Vborder(0) 0 0 0 0 = 10000000 = 128), VBORDER defines the 4 MSB's of a 8 bit value
Subaddress 19 Bit D7...D4 D3 Name PLL2RA CLK21EN Function PLL2 range, only for test purposes [PPL2RA=0] PLL2 input signal (see also Clock concept on page 37): 1: external CLK1 0: external X1/CLK2 Internal clock switch for CLKOUT (see also Clock 1: PLL2 output 0: external CLK1 Temporal mixing I: 1: off 0: on
concept on page 37):
D2
CLK11EN
D1
CSMOFF
Micronas
76
Preliminary Data Sheet
SDA 9400
Subaddress 19 Bit D0 Name PSMOFF Temporal mixing II: 1: off 0: on Function
Subaddress 1A Bit D7...D0 Name VPAN Function Vertical adjustment of the output picture [VPAN = 0]
Subaddress 1B Bit Name Function Multipicture modes: 11: sixteenfold 10: twelvefold 01: fourfold 00: off (In case of MULTIPIC>0, spatial and temporal noise reduction as well as the motion detection for scan rate conversion are disabled) Position for the picture in the multipicture mode (only valid for MULTIPIC > 0, see also Multipicture display on page 20) [PICPOS = 0] Freeze mode (frozen picture): 1: on 0: off Frequency of system clock X1/CLK2: 1: X1/CLK2 > 27 MHZ + 10% 0: X1/CLK2 <= 27 MHz + 10%
D7...D6
MULTIPIC
D5...D2 D1
PICPOS FREEZE
D0
FREQR
Micronas
77
Preliminary Data Sheet
SDA 9400
Subaddress 1C Bit Name Function Vertical decimation of the input data stream: 111: not used 110: factor 4.0 101: factor 3.0 100: factor 2.0 011: factor 1.75 010: factor 1.5 001: factor 1.25 000: off (In case of VDECON>0, spatial noise reduction as well as the motion detection for scan rate conversion are disabled) Horizontal decimation of the input data stream: 11: not used 10: factor 4.0 01: factor 2.0 00: off (In case of HDECON>0, spatial noise reduction as well as the motion detection for scan rate conversion are disabled) Automatic movie mode for the motion detection for the scan rate conversion: In case of movie mode, the motion detection for scan rate conversion will be automatically switched to 11: no motion 10: only frame difference 0X: off Motion detection for the scan rate conversion: 1: based on frame difference and field difference 0: based only on frame difference (In case of AMMON>1 and no movie mode, the motion detection for scan rate conversion is still defined by FRAFION)
D7...D5
VDECON
D4...D3
HDECON
D2...D1
AMMON
D0
FRAFION
Subaddress 1D Bit D7 Name NRON Function Temporal noise reduction of luminance and chrominance: 1: enabled 0: disabled Spatial noise reduction of luminance: 1: enabled 0: disabled Vertical spatial noise reduction of chrominance: 1: enabled 0: disabled
D6
SNRON
D5
VCSNRON
Micronas
78
Preliminary Data Sheet
SDA 9400
Subaddress 1D Bit D4 Name HCSNRON Function Horizontal spatial noise reduction of chrominance: 1: enabled 0: disabled Temporal noise reduction of luminance: 1: frame based 0: field based Inversion of the MOVPH signal: 1: enabled 0: disabled Motion detection of temporal noise reduction of chrominance: 1: separate motion detector 0: luminance motion detector Noise measurement algorithm: 1: measurement during vertical blanking period (line can be defined by NMLINE) 0: measurement in the active picture (first active line)
D3
DTNRON
D2
MOVPHIN
D1
TNRSEL
D0
NMALG
Subaddress 1E Bit D7...D4 Name TNRCLY Function Temporal noise reduction of luminance: classification 1111: slight noise reduction : 0000: strong noise reduction Temporal noise reduction of chrominance: classification 1111: slight noise reduction : 0000: strong noise reduction
D3...D0
TNRCLC
Subaddress 1F Bit D7...D4 D3...D0 Name TNRKOY TNRKOC Function Temporal noise reduction of luminance: Vertical shift of the motion detector characteristic [TNRKOY=0] Temporal noise reduction of chrominance: Vertical shift of the motion detector characteristic [TNRKOC=0]
Micronas
79
Preliminary Data Sheet
SDA 9400
Subaddress 20 Bit D7...D4 D3...D0 Name TNRVAY TNRVAC Function Fixed K-factor for temporal noise reduction of luminance [TNRVAY = 15] Fixed K-factor for temporal noise reduction of chrominance [TNRVAC = 15]
Subaddress 21 Bit D7...D2 D1 Name TNRHOY TNRFIY Function Temporal noise reduction of luminance: Horizontal shift of the motion detector characteristic [TNRHOY=0] Fixed K-factor switch for temporal noise reduction of luminance: 1: off 0: on Horizontal pixel erosion 1 of motion detection for scan rate conversion: 1: off 0: on
D0
HPE1OFF
Subaddress 22 Bit D7...D2 D1 Name TNRHOC TNRFIC Function Temporal noise reduction of chrominance: Horizontal shift of the motion detector characteristic [TNRHOC=0] Fixed K-factor switch for temporal noise reduction of chrominance: 1: off 0: on Vertical line erosion of motion detection for scan rate conversion: 1: off 0: on
D0
VLEROFF
Subaddress 23 Bit D7...D1 D0 Name GMTHU HPS1OFF Function Global motion detection spatial hysteresis: upper threshold [GMTHU =68] Horizontal pixel smearing 1 of motion detection for scan rate conversion: 1: off 0: on
Micronas
80
Preliminary Data Sheet
SDA 9400
Subaddress 24 Bit D7...D1 D0 Name GMTHL HPE2OFF Function Global motion detection spatial hysteresis: lower threshold [GMTHL =67] Horizontal pixel erosion 2 of motion detection for scan rate conversion: 1: off 0: on
Subaddress 25 Bit D7...D3 D2...D1 D0 Name GMAS MMTC(3...2) HPEXOFF Function Global motion detection amount of still pictures [GMAS = 29] Movie mode detection time constant [MMTC3...2 = 2] Horizontal pixel extension of motion detection for scan rate conversion: 1: off 0: on
Subaddress 26 Bit D7...D3 D2...D1 D0 Name GMAM MMTC(1...0) VLEXOFF Function Global motion detection amount of moving pictures [GMAM = 16] Movie mode detection time constant [MMTC1...0 = 2] Vertical line extension of motion detection for scan rate conversion: 1: off 0: on
Subaddress 27 Bit D7...D1 D0 Name MMTHL x Function Movie mode detection threshold [MMTHL = 12] x
Micronas
81
Preliminary Data Sheet
SDA 9400
Subaddress 28 Bit D7...D3 Name NMLINE Function Line for noise measurement (only valid for NMALG=1) [NMLINE = 4] Sensitivity of line difference in the motion detection for scan rate conversion: 11: factor 32 (minimum) 10: factor 16 01: factor 8 00: factor 4 (maximum) x
D2...D1
SVALLI
D0
x
Subaddress 29 Bit D7...D2 D1...D0 Name THLI2 THLI1(4...3) Function Threshold 2 of line difference in the motion detection for scan rate conversion [THLI2 = 12] Threshold 1 (Bit 4 and Bit 3) of line difference in the motion detection for scan rate conversion [THLI14...3 = 1]
Subaddress 2A Bit D7...D5 D4...D1 D0 Name THLI1(2...0) THLI0 THFI3(4) Function Threshold 1 (Bit 2, Bit 1 and Bit 0) of line difference in the motion detection for scan rate conversion [THLI12...0 = 0] Threshold 0 of line difference in the motion detection for scan rate conversion [THLI0 = 4] Threshold 3 (Bit 4) of field difference in the motion detection for scan rate conversion [THFI34 = 1]
Subaddress 2B Bit D7...D4 D3...D0 Name THFI3(3...0) THFI2(4...1) Function Threshold 3 (Bit 3, Bit 2,Bit 1and Bit 0) of field difference in the motion detection for scan rate conversion [THFI33...0 = 12] Threshold 2 (Bit 4, Bit3, Bit 2 and Bit 1) of field difference in the motion detection for scan rate conversion [THFI24...1 = 9]
Micronas
82
Preliminary Data Sheet
SDA 9400
Subaddress 2C Bit D7 D6...D2 D1...D0 Name THFI2(0) THFI1 THFI0(3...2) Function Threshold 2 (Bit 0) of field difference in the motion detection for scan rate conversion [THFI20 = 0] Threshold 1 of field difference in the motion detection for scan rate conversion [THFI1 = 16] Threshold 0 (Bit 3 and Bit 2) of field difference in the motion detection for scan rate conversion [THFI03...2 = 2]
Subaddress 2D Bit D7...D6 D5...D1 D0 Name THFI0(1...0) THFR3 THFR2(4) Function Threshold 0 (Bit 1 and Bit 0) of field difference in the motion detection for scan rate conversion [THFI01...0 = 0] Threshold 3 of frame difference in the motion detection for scan rate conversion [THFR3 = 10] Threshold 2 (Bit 4) of frame difference in the motion detection for scan rate conversion [THFR24 = 0]
Subaddress 2E Bit D7...D4 D3...D0 Name THFR23...0 THFR1 Function Threshold 2 (Bit 3, Bit2, Bit1 and Bit 0) of frame difference in the motion detection for scan rate conversion [THFR23...0 = 6] Threshold 1 of frame difference in the motion detection for scan rate conversion [THFR1 = 4]
Subaddress 2F Bit D7...D4 Name THFR0 Function Threshold 0 of frame difference in the motion detection for scan rate conversion [THFR0 = 3] Sensitivity of field difference in the motion detection for scan rate conversion: 11: factor 8 (minimum) 10: factor 4 01: factor 2 00: factor 1 (maximum)
D3...D2
SVALFI
Micronas
83
Preliminary Data Sheet
SDA 9400
Subaddress 2F Bit Name Function Sensitivity of frame difference in the motion detection for scan rate conversion: 11: factor 8 (minimum) 10: factor 4 01: factor 2 00: factor 1 (maximum)
D1...D0
SVALFR
Subaddress 30 Bit D7 Name THYON Function Time hysteresis for movie mode detection on/off: 1: on (camera->movie: 2*(MMTC+1); movie->camera: (MMTC+1) 0: off (2*(MMTC+1)) Reset of movie detection time hysteresis queue 1: Reset: movmo=0 (camera mode) 0: no reset Threshold of field difference in the motion detection for movie mode detection [THRMOV = 8] x
D6 D5...D1 D0
RESMOV THRMOV x
Subaddress 31 Bit Name Function Switch for global motion detection 11: field difference not influenced by motion detection for src 10: field difference, influenced by motion detection for src 01: frame difference, not influenced by motion detection for src 00: frame difference, influenced by motion detection for src Threshold of frame difference in the motion detection for global motion detection [THRGM = 8] x
D7...D6
SWGM
D5...D1 D0
THRGM x
Subaddress 32 Bit D7...D3 Name NOISEME Function Noise level of the input signal: 0 (no noise), ..., 30 (strong noise) [31 (strong noise or measurement failed )]
Micronas
84
Preliminary Data Sheet
SDA 9400
Subaddress 32 Bit D2...D0 Name VERSION Version of SDA 94XX family: 000: SDA 9400 001: SDA 9401 010: SDA 9402 Function
Subaddress 33 Bit D7 Name GMOTION Function Global motion detection: motion value 1: motion in the picture 0: no motion in the picture Movie mode detection: 1: movie mode 0: camera mode Movie phase detection: 1: An and Bn-1 have the same phase 0: Bn and An and have the same phase TV mode of the input signal 1: NTSC 0: PAL Status bit for subaddresses, which will be made valid by VIN 1: New write or read cycle can start 0: No new write or read cycle can start Status bit for subaddresses, which will be made valid by OPSTART 1: New write or read cycle can start 0: No new write or read cycle can start Status bit for motion detection parameters: 1: One of GMOTION, MOVMO, MOVPH and TVMODE changed its value 0: None of GMOTION, MOVMO, MOVPH and TVMODE changed its value Status bit for noise measurement parameter: 1: New value of NOISEME available 0: No new value of NOISEME available
D6
MOVMO
D5
MOVPH
D4
TVMODE
D3
VISTATUS
D2
OSSTATUS
D1
MDSTATUS
D0
NMSTATUS
Subaddress FF Bit D7...D0 Name Function Store command for all subaddresses
Micronas
85
Preliminary Data Sheet
SDA 9400
7
Absolute maximum ratings
Parameter
Operating Temperature Storage Temperature Junction Temperature Soldering Temperature Soldering Time Input Voltage Output Voltage Input Voltage Output Voltage Supply Voltages Total Power Dissipation ESD Protection
Symbol
TA TSTG TJ TS ts VI VO VI VO VDD THD ESD
Min
0 -65
Max
70 125 125 260 10
Unit
C C C C s V V V V V W kV
Remark
-0.3 -0.3 -0.3 -0.3 -0.3 -2,0
VDD+0.3 VDD+0.3 5.5 5.5 3.8 1 2,0
not valid for IC bus pins not valid for IC bus pins IC bus pins only IC bus pins only
MIL STD 883C method 3015.6, 100pF, 1500= _ EOS/ESD Assn. Standard DS 5.3-1993 (CDM) all inputs/outputs
ESD Protection Latch-Up Protection
ESD
-1,5 -100
1,5 100
kV mA
All voltages listed are referenced to ground (0V, VSS) except where noted. Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions or at any other condition beyond those indicated in the operational sections of this specification is not implied.
Micronas
86
Preliminary Data Sheet
SDA 9400
8
Recommended operating conditions
Parameter
Supply Voltages Ambient Temperature
Symbol
VDD TA VIH VIL IIN VOH VOL VOL
Min
3.15 0 2.0 -0.2
Nom
3.3 25
Max
3.45 70 VDD +0.2 0.8 +/- 5
Unit
V C V V A V
Remark
All TTL Inputs
High-Level Input Voltage Low-Level Input Voltage Input Current
All TTL Outputs
High-Level Output Voltage Low-Level Output Voltage 2.4 0.4 0.5 27 10 10 10 10 22 22 10 10 40.5 9 9 3 3 3 0 0 1.3 0.6 5.25 1.5 400 IOH = -2.0 mA IOL = 2.0 mA at IOL = max see diagr. 11.3 V V MHz ns ns ns ns ns ns ns ns MHz ns ns ns ns V V kHz s s see diagr. 11.1 see diagr. 11.2 see diagr. 11.3 see diagr. 11.3
INPUT/OUTPUT: SDA
Low-Level Output Voltage
Clock TTL Input CLK1
Clock frequency Low time High time Rise time Fall time
1/T
tWL tWH tTLH tTHL tWL2 tWH2 tTLH2 tTHL2
Input SYNCEN
Low time High time Rise time Fall time
Clock TTL Input X1/CLK2
Clock frequency Low time High time Rise time Fall time High-Level Input Voltage Low-Level Input Voltage SCL Clock Frequency Inactive Time Before Start Of Transmission Set-Up Time Start Condition
1/T
tWL tWH tTLH tTHL VIH VIL fSCL tBUF tSU;STA
IC bus (All Values Are Referred To min(VIH) And max(VIL)), fSCL = 400 KHz
Micronas
87
Preliminary Data Sheet
SDA 9400
Parameter
Hold Time Start Condition SCL Low Time SCL High Time Set-Up Time DATA Hold Time DATA SDA/SCL Rise Times SDA/SCL Fall Times Set-Up Time Stop Condition Output valid from clock Input filter spike suppression (SDA and SCL pins) Low-Level Output Current Crystal frequency Equivalent parallel Capacitance Equivalent parallel Capacitance
Symbol
tHD;STA tLOW tHIGH tSU;DAT tHD;DAT tR tF tSU;STO tAA tSP IQL xtal Cin Cout
Min
0.6 1.3 0.6 100 0
Nom
Max
Unit
s s s ns s
Remark
300 300 0.6 900 50 3 27.0 27 27
ns ns s ns ns mA see diagr. 11.4 MHz pF pF fundamental crystal
Inputs crystal connections X1/CLK2, X2
Micronas
88
Preliminary Data Sheet
SDA 9400
9
Characteristics (Assuming Recommended Operating Conditions)
Parameter
Average Supply Current
Symbol
Min
t.b.d.
Max
t.b.d. 10
Unit
mA pF A ns ns ns ns ns
Remark
All VDD pins, typ. t.b.d.mA
All Digital Inputs (Including I/O Inputs)
Input Capacitance Input Leakage Current Set-Up Time Input Hold Time Set-Up Time Input Hold Time Hold time Delay time Hold time Delay time Hold time Delay time Hold time Delay time Set-Up Time Input Hold Time tSU tIH tSU tIH tOH tOD tOH tOD tOH tOD tOH tOD tSU2 tIH2 25 0 3 15 3 15 6 25 -5 7 6 7 6 6 25 5
TTL Inputs: YIN, UVIN, HIN, VIN (Referenced To CLK1)
see diagr. 11.3
TTL Inputs: HEXT, VEXT (Referenced To X1/CLK2)
see diagr. 11.3
TTL Outputs: YOUT, UVOUT, HREF, INTERLACED (Referenced To CLKOUT*)
see diagr. 11.3 CL = 30 pF, 27 MHz see diagr. 11.3 CL = 50 pF, 27 MHz see diagr. 11.3 CL = 30 pF, 40,5 MHz see diagr. 11.3 CL = 50 pF, 40,5 MHz see diagr. 11.3 ns ns ns ns ns ns ns ns ns
TTL Outputs: HOUT, VOUT (Referenced To CLKOUT)
TTL Outputs: YOUT, UVOUT, HREF, INTERLACED (Referenced To CLKOUT)
TTL Outputs: HOUT, VOUT (Referenced To CLKOUT)
TTL Inputs: SYNCEN (Referenced To CLK1)
*: see also Clock concept on page 37
Micronas
89
Preliminary Data Sheet
SDA 9400
10 Application information
R G CVBS Y/C RGB VPC32xxD Color Decoder SDA 9400
SCARABAEUS
DDP3310B Deflection controller
B
E/W V-Drive H-Drive
Micronas
90
Preliminary Data Sheet
SDA 9400
11 Waveforms
11.1 IC-bus timing START/STOP
11.2
IC-bus timing DATA
tf t HIGH t LOW tR
BUS TIMING DATA
SCL t SU;STA SDA IN t SP tAA SDA OUT tAA tHD;STA t HD;STA t SU;DAT
t SU;STO
i2ctimdat
t BUF
Micronas
91
Preliminary Data Sheet
i2ctimd01
SDA 9400
11.3
Timing diagram clock
T CLK1 CLKOUT tWH tHL tWL VIH VIL tSU2 SYNCEN tWH2 tIH2
Datain Datain
tLH tWL2
tHL2
tLH2
tIH
Dataout
tOD
tSU
Dataout
tOH
11.4 Clock circuit diagram
X1/CLK2 X2
xtal
quartz
Cin
Cout
Micronas
92
Preliminary Data Sheet
SDA 9400
12 Package Outlines
P-MQFP-64
[All dimensions in mm]
Micronas
93
Preliminary Data Sheet
SDA 9400
PRELIMINARY DATA SHEET
Micronas GmbH Hans-Bunte-Strasse 19 D-79108 Freiburg (Germany) P.O. Box 840 D-79008 Freiburg (Germany) Tel. +49-761-517-0 Fax +49-761-517-2174 E-mail: docservice@micronas.com Internet: www.micronas.com Printed in Germany Order No. 6251-551-1PD
All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use. Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes. No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.
94
Micronas

▲Up To Search▲

Price & Availability of SDA9400

	To Download SDA9400 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .